FR2449945A1 - Bloc logique pour circuits numeriques integres - Google Patents

Bloc logique pour circuits numeriques integres

Info

Publication number
FR2449945A1
FR2449945A1 FR8001320A FR8001320A FR2449945A1 FR 2449945 A1 FR2449945 A1 FR 2449945A1 FR 8001320 A FR8001320 A FR 8001320A FR 8001320 A FR8001320 A FR 8001320A FR 2449945 A1 FR2449945 A1 FR 2449945A1
Authority
FR
France
Prior art keywords
logic block
register
digital circuits
cells
integrated digital
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR8001320A
Other languages
English (en)
French (fr)
Other versions
FR2449945B1 (en:Method
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of FR2449945A1 publication Critical patent/FR2449945A1/fr
Application granted granted Critical
Publication of FR2449945B1 publication Critical patent/FR2449945B1/fr
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26Functional testing
    • G06F11/27Built-in tests

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Logic Circuits (AREA)
FR8001320A 1979-01-23 1980-01-22 Bloc logique pour circuits numeriques integres Granted FR2449945A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19792902375 DE2902375C2 (de) 1979-01-23 1979-01-23 Logikbaustein für integrierte Digitalschaltungen

Publications (2)

Publication Number Publication Date
FR2449945A1 true FR2449945A1 (fr) 1980-09-19
FR2449945B1 FR2449945B1 (en:Method) 1985-03-01

Family

ID=6061148

Family Applications (1)

Application Number Title Priority Date Filing Date
FR8001320A Granted FR2449945A1 (fr) 1979-01-23 1980-01-22 Bloc logique pour circuits numeriques integres

Country Status (4)

Country Link
JP (1) JPS55129772A (en:Method)
DE (1) DE2902375C2 (en:Method)
FR (1) FR2449945A1 (en:Method)
GB (1) GB2041546B (en:Method)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5618766A (en) * 1979-07-26 1981-02-21 Fujitsu Ltd Testing apparatus for logic circuit
US4357703A (en) * 1980-10-09 1982-11-02 Control Data Corporation Test system for LSI circuits resident on LSI chips
JPS5789154A (en) * 1980-11-25 1982-06-03 Nec Corp Logical integrated circuit
JPS57106218A (en) * 1980-12-23 1982-07-02 Fujitsu Ltd Cmos type dff circuit
US4551838A (en) * 1983-06-20 1985-11-05 At&T Bell Laboratories Self-testing digital circuits
US4680539A (en) * 1983-12-30 1987-07-14 International Business Machines Corp. General linear shift register
EP0196171B1 (en) * 1985-03-23 1991-11-06 International Computers Limited Digital integrated circuits
GB2178175A (en) * 1985-07-18 1987-02-04 British Telecomm Logic testing circuit
JPH07122653B2 (ja) * 1986-04-21 1995-12-25 ソニー株式会社 試験回路
JP2508427B2 (ja) * 1986-09-11 1996-06-19 ソニー株式会社 Ic回路
US4817093A (en) * 1987-06-18 1989-03-28 International Business Machines Corporation Method of partitioning, testing and diagnosing a VLSI multichip package and associated structure
US4870346A (en) * 1987-09-14 1989-09-26 Texas Instruments Incorporated Distributed pseudo random sequence control with universal polynomial function generator for LSI/VLSI test systems
JPH01155281A (ja) * 1987-12-11 1989-06-19 Nec Corp 論理テスト回路
JP2770617B2 (ja) * 1991-09-05 1998-07-02 日本電気株式会社 テスト回路
DE19604375C2 (de) * 1996-02-07 1999-04-29 Martin Kuboschek Verfahren zur Auswertung von Testantworten zu prüfender digitaler Schaltungen und Schaltungsanordnung zur Durchführung des Verfahrens

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3961254A (en) * 1974-12-20 1976-06-01 International Business Machines Corporation Testing embedded arrays
US3961252A (en) * 1974-12-20 1976-06-01 International Business Machines Corporation Testing embedded arrays

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3961254A (en) * 1974-12-20 1976-06-01 International Business Machines Corporation Testing embedded arrays
US3961252A (en) * 1974-12-20 1976-06-01 International Business Machines Corporation Testing embedded arrays

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
IEEE TRANSACTIONS ON COMPUTERS, vol. C-24, no. 5, mai 1975, pages 489-497, New York, US *

Also Published As

Publication number Publication date
DE2902375A1 (de) 1980-07-31
JPH0225155B2 (en:Method) 1990-05-31
GB2041546A (en) 1980-09-10
GB2041546B (en) 1983-04-07
FR2449945B1 (en:Method) 1985-03-01
DE2902375C2 (de) 1984-05-17
JPS55129772A (en) 1980-10-07

Similar Documents

Publication Publication Date Title
FR2449945A1 (fr) Bloc logique pour circuits numeriques integres
ATE285011T1 (de) Zylinderschloss und schlüssel wobei zumindest eine zuhaltung durch magnetischen einfluss bewegt wird
KR830009698A (ko) 개선된 로크-인을 갖는 위상고정 루우프
FR2393467A1 (fr) Circuit numerique selectif a un signal
Baldwin The outcome of depression in old age.
TNSN91002A1 (fr) Processeur d'adresse pour un processeur de signal
FR2437112A1 (fr) Circuit logique numerique de verrouillage
KR910021039A (ko) 비트 동기를 위한 아날로그 및 디지틀 위상 검출기
SE7706532L (sv) Digital fsk-demodulator
FR2366635A1 (fr) Systeme d'informatique numerique a portes a echantillonnage analogiques rapide et notamment systeme de multiplexage ou de demultiplexage
GB1172476A (en) Bolt mechanism for securing an openable member, for example a door, window or drawer
FR2408226A1 (fr) Commutateur de guide d'ondes electronique
FR2415308A1 (fr) Agencement d'antenne a faible bruit pour radiogoniometre automatique
JPS5824496Y2 (ja) テレビ信号開閉機構付き共同聴視用分岐器
KR800000820Y1 (ko) 갈구리 자물쇠의 잠금 조절장치
FR2681090B1 (fr) Serrure dans laquelle la decondamnation du pene est commandee par un electro-aimant.
GB1271285A (en) Lock-alarm combination
FR2378928A1 (fr) Serrure pour porte de type perfectionne
GB1340852A (en) Gate for a cattle enclosure
JPS5841874U (ja) マグネット式扉ロック機構
ES123400U (es) Una cerradura.
ATE67539T1 (de) Gusseiserne schwelle mit eingebauten schienenankern.
KR920003272Y1 (ko) 전자식 자동차 도어(Door)개방장치
ES221314U (es) Cerradura perfeccionada para puertas batientes de cristal.
IT8300508V0 (it) Lucchetto di sicurezza per chiudere porte, cancelli, casse, ecc. con i catenacci che bloccano l'arco fatti scorrere in chiusura ed in apertura girando la chiave

Legal Events

Date Code Title Description
TP Transmission of property
ST Notification of lapse