FR2445558A1 - Systeme terminal pour appareils de traitement de donnees - Google Patents

Systeme terminal pour appareils de traitement de donnees

Info

Publication number
FR2445558A1
FR2445558A1 FR7931451A FR7931451A FR2445558A1 FR 2445558 A1 FR2445558 A1 FR 2445558A1 FR 7931451 A FR7931451 A FR 7931451A FR 7931451 A FR7931451 A FR 7931451A FR 2445558 A1 FR2445558 A1 FR 2445558A1
Authority
FR
France
Prior art keywords
control
subsystem
line
processing apparatus
data processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7931451A
Other languages
English (en)
Other versions
FR2445558B1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Italia SpA
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Italia SpA
Honeywell Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US05/973,364 external-priority patent/US4225942A/en
Priority claimed from US05/973,462 external-priority patent/US4240140A/en
Priority claimed from US05/973,290 external-priority patent/US4263648A/en
Application filed by Honeywell Information Systems Italia SpA, Honeywell Information Systems Inc filed Critical Honeywell Information Systems Italia SpA
Publication of FR2445558A1 publication Critical patent/FR2445558A1/fr
Application granted granted Critical
Publication of FR2445558B1 publication Critical patent/FR2445558B1/fr
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/001—Arbitration of resources in a display system, e.g. control of access to frame buffer by video controller and/or main processor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G06F13/287—Multiplexed DMA

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Multimedia (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Bus Control (AREA)
  • Digital Computer Display Output (AREA)

Abstract

L'invention concerne un système terminal pour un appareil de traitement de données et plus particulièrement un dispositif d'affichage à tube cathodique. Le système comprend un sous-système de commande et de synchronisation 2 un sous-système 4 de l'unité centrale CPU, un sous-sytème de clavier de commutation 8, un sous-système de mémoire 10, une liaison de commande de l'unité cathodique CRT et de la mémoire à accès direct DMA 12, une option pour des communications externes 25, des dispositifs externes optionnels 14a-f, reliés à la ligne de transmission de données bidirectionnelle 16 et une ligne de commande 20. Le système 2 de commande et de synchronisation engendre des signaux chronométriques pour la ligne d'adresse 18, la ligne de données 16, la ligne de commande 20. Application à la commande d'une unité de visualisation cathodique par microprocesseur, dans un appareil de traitement de données.
FR7931451A 1978-12-26 1979-12-21 Systeme terminal pour appareils de traitement de donnees Expired FR2445558B1 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US05/973,364 US4225942A (en) 1978-12-26 1978-12-26 Daisy chaining of device interrupts in a cathode ray tube device
US05/973,462 US4240140A (en) 1978-12-26 1978-12-26 CRT display terminal priority interrupt apparatus for generating vectored addresses
US05/973,290 US4263648A (en) 1978-12-26 1978-12-26 Split system bus cycle for direct memory access of peripherals in a cathode ray tube display system

Publications (2)

Publication Number Publication Date
FR2445558A1 true FR2445558A1 (fr) 1980-07-25
FR2445558B1 FR2445558B1 (fr) 1988-01-15

Family

ID=27420767

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7931451A Expired FR2445558B1 (fr) 1978-12-26 1979-12-21 Systeme terminal pour appareils de traitement de donnees

Country Status (3)

Country Link
DE (1) DE2952326A1 (fr)
FR (1) FR2445558B1 (fr)
GB (3) GB2076192B (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4381542A (en) * 1980-10-20 1983-04-26 Digital Equipment Corporation System for interrupt arbitration
GB2157033B (en) * 1984-09-22 1986-04-16 Tippey Keith Edward Control device for computer
IL89355A0 (en) * 1988-02-24 1989-09-10 Ardent Computer Corp Method and apparatus for controlling access to a system bus
GB2225882A (en) * 1988-12-06 1990-06-13 Flare Technology Limited Computer bus structure for multiple processors
DE10032359C1 (de) * 2000-07-04 2001-11-08 Fraunhofer Ges Forschung Verfahren zur Rodung von Bäumen

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3800287A (en) * 1972-06-27 1974-03-26 Honeywell Inf Systems Data processing system having automatic interrupt identification technique
US3881174A (en) * 1974-01-18 1975-04-29 Process Computer Systems Inc Peripheral interrupt apparatus for digital computer system
FR2316660A1 (fr) * 1975-06-30 1977-01-28 Honeywell Inf Systems Appareil d'informatique comportant une ligne commune d'entree/sortie
US4030075A (en) * 1975-06-30 1977-06-14 Honeywell Information Systems, Inc. Data processing system having distributed priority network
US4041469A (en) * 1974-12-13 1977-08-09 Pertec Corporation CRT key station which is responsive to centralized control

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4090238A (en) * 1976-10-04 1978-05-16 Rca Corporation Priority vectored interrupt using direct memory access

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3800287A (en) * 1972-06-27 1974-03-26 Honeywell Inf Systems Data processing system having automatic interrupt identification technique
US3881174A (en) * 1974-01-18 1975-04-29 Process Computer Systems Inc Peripheral interrupt apparatus for digital computer system
US4041469A (en) * 1974-12-13 1977-08-09 Pertec Corporation CRT key station which is responsive to centralized control
FR2316660A1 (fr) * 1975-06-30 1977-01-28 Honeywell Inf Systems Appareil d'informatique comportant une ligne commune d'entree/sortie
US4030075A (en) * 1975-06-30 1977-06-14 Honeywell Information Systems, Inc. Data processing system having distributed priority network

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
EXBK/78 *

Also Published As

Publication number Publication date
GB2076191B (en) 1983-06-02
GB2076191A (en) 1981-11-25
GB2038517A (en) 1980-07-23
DE2952326A1 (de) 1980-07-10
GB2038517B (en) 1983-05-11
GB2076192B (en) 1983-06-02
GB2076192A (en) 1981-11-25
FR2445558B1 (fr) 1988-01-15

Similar Documents

Publication Publication Date Title
US3774158A (en) Multiple terminal display system
US4674033A (en) Multiprocessor system having a shared memory for enhanced interprocessor communication
KR880009311A (ko) 생산라인 제어시스템
ES460165A1 (es) Perfeccionamientos introducidos en sistemas de tratamiento de imagen.
ES479374A1 (es) Circuito de bloqueo-vigilancia en sistemas de tratamiento de datos.
FR2445558A1 (fr) Systeme terminal pour appareils de traitement de donnees
CN111208965B (zh) 拼接显示系统及其显示方法
KR860002756A (ko) 포인팅장치의 데이터입력 시스템
GB1264620A (fr)
FR2680420B1 (fr) Dispositif electronique pour transformer un systeme informatique standard en ordinateur dit sans clavier afin d'en simplifier l'utilisation.
KR920008602A (ko) 번지공간을 공유하는 다수의 입출력장치를 구비한 컴퓨터 시스템 및 입출력장치와 프로세서간의 통신 관리방법
FR2398420A1 (fr) Systeme de transmission de donnees
RU2168758C2 (ru) Способ и система контроля дистанционного процессора в условиях операционной системы параллельного действия в реальном времени (оспдрв)
FR2445557A1 (fr) Dispositif de transfert de donnees
SU596939A1 (ru) Устройство дл сопр жени терминалов с аппаратурой передачи данных
SU1290330A2 (ru) Вычислительна система
KR970004865B1 (ko) 전전자 교환기에서의 그래픽을 이용한 경보출력방법
KR900000112B1 (ko) 키보드의 키 입력 판독 회로
GB2250112A (en) Computer testing capture device
KR0178248B1 (ko) 전전자 교환기에서 하이레벨 데이타링크 제어포맷을 이용하는 데이타 전송장치에 대한 테스트장치
JPH02230356A (ja) 情報処理装置のバス拡張装置
JPS5491032A (en) Data channel device
JPS5447402A (en) Loop back system for loop-type data transmission system
JPS6433613A (en) Information processor
JPS54140439A (en) Composite computer device

Legal Events

Date Code Title Description
ST Notification of lapse