FR2423818A1 - Generateur de signaux d'horloge sans recouvrement - Google Patents

Generateur de signaux d'horloge sans recouvrement

Info

Publication number
FR2423818A1
FR2423818A1 FR7811235A FR7811235A FR2423818A1 FR 2423818 A1 FR2423818 A1 FR 2423818A1 FR 7811235 A FR7811235 A FR 7811235A FR 7811235 A FR7811235 A FR 7811235A FR 2423818 A1 FR2423818 A1 FR 2423818A1
Authority
FR
France
Prior art keywords
mos transistors
inverters
timing signal
circuit
transistors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
FR7811235A
Other languages
English (en)
Inventor
Andre Charles Choserot
Joel Serge Colardelle
Pierre Girard
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Laboratoire Central de Telecommunications SA
Original Assignee
Laboratoire Central de Telecommunications SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Laboratoire Central de Telecommunications SA filed Critical Laboratoire Central de Telecommunications SA
Priority to FR7811235A priority Critical patent/FR2423818A1/fr
Publication of FR2423818A1 publication Critical patent/FR2423818A1/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/151—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with two complementary outputs
    • H03K5/1515—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with two complementary outputs non-overlapping

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Pulse Circuits (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)

Abstract

L'invention concerne un générateur d'horloge biphasée. Selon l'invention, un inverseur T1 reçoit sur l'entrée E un signal d'horloge extérieur. Un deuxième inverseur T2 est connecté entre tension d'alimentation VDD et la sortie A de T1. Un troisième inverseur est connecté entre l'entrée E et la tension d'alimentation et reçoit le signal de sortie de T1. Les signaux d'horloge sans recouvrement sont obtenus sur les sorties K1 et K2 après inversion des signaux de sortie des transistors T2 et T3 respectivement. L'invention s'applique dans les circuits MOS à fonctionnement dynamique.
FR7811235A 1978-04-17 1978-04-17 Generateur de signaux d'horloge sans recouvrement Withdrawn FR2423818A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
FR7811235A FR2423818A1 (fr) 1978-04-17 1978-04-17 Generateur de signaux d'horloge sans recouvrement

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7811235A FR2423818A1 (fr) 1978-04-17 1978-04-17 Generateur de signaux d'horloge sans recouvrement

Publications (1)

Publication Number Publication Date
FR2423818A1 true FR2423818A1 (fr) 1979-11-16

Family

ID=9207208

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7811235A Withdrawn FR2423818A1 (fr) 1978-04-17 1978-04-17 Generateur de signaux d'horloge sans recouvrement

Country Status (1)

Country Link
FR (1) FR2423818A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0200266A1 (fr) * 1985-04-26 1986-11-05 Laboratoires D'electronique Philips Circuit générateur de signaux alternatifs complémentaires

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3596108A (en) * 1969-10-27 1971-07-27 Teletype Corp Fet logic gate circuits

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3596108A (en) * 1969-10-27 1971-07-27 Teletype Corp Fet logic gate circuits

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
EXBK/75 *
EXBK/76 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0200266A1 (fr) * 1985-04-26 1986-11-05 Laboratoires D'electronique Philips Circuit générateur de signaux alternatifs complémentaires

Similar Documents

Publication Publication Date Title
ES441552A1 (es) Perfeccionamientos introducidos en un circuito integrado.
JPS5334438A (en) Semiconductor circuit using insulating gate type field effect transistor
GB877769A (en) Differential pulse or frequency rate circuits
KR940017156A (ko) 제어 가능 지연 회로
SE7502655L (fr)
KR920013909A (ko) 펄스신호 발생회로
ES402171A1 (es) Un circuito de transistores.
GB1483169A (en) Inverters
FR2423818A1 (fr) Generateur de signaux d'horloge sans recouvrement
KR880014748A (ko) 전류 발생회로
JPS5533221A (en) Current output circuit
JPS54121051A (en) Complementary mos field effect transistor circuit
JPS5261945A (en) Transistor circuit
ES454308A1 (es) Una etapa de potencia mas perfeccionada para generar senalesde reloj de doble fase sin solape.
JPS54102961A (en) Electronic circuit
JPS5483759A (en) Mos inverter circuit
JPS5632824A (en) Pulse eliminating circuit
JPS56115038A (en) Logic circuit
JPS5333071A (en) Complementary type insulated gate semiconductor circuit
ES380476A1 (es) Disposicion de circuitos electronicos.
CA1084596A (fr) Element de circuits logiques integres
JPS54114056A (en) Ternary logic circuit
JPS54148358A (en) Diode gate circuit
FR2352449A1 (fr) Dispositif logique a trois etats en technologie mos complementaire
FR2295643A1 (fr) Circuit de commande ameliore d'un dispositif de commutation

Legal Events

Date Code Title Description
ST Notification of lapse