FR2412910B1 - Systeme de traitement de donnees a memoires hierarchisees, applicable notamment aux mini-ordinateurs - Google Patents
Systeme de traitement de donnees a memoires hierarchisees, applicable notamment aux mini-ordinateursInfo
- Publication number
- FR2412910B1 FR2412910B1 FR7836047A FR7836047A FR2412910B1 FR 2412910 B1 FR2412910 B1 FR 2412910B1 FR 7836047 A FR7836047 A FR 7836047A FR 7836047 A FR7836047 A FR 7836047A FR 2412910 B1 FR2412910 B1 FR 2412910B1
- Authority
- FR
- France
- Prior art keywords
- hierarchized
- mini
- memories
- computers
- applicable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/12—Replacement control
- G06F12/121—Replacement control using replacement algorithms
- G06F12/123—Replacement control using replacement algorithms with age lists, e.g. queue, most recently used [MRU] list or least recently used [LRU] list
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0815—Cache consistency protocols
- G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
-
- F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
- F02—COMBUSTION ENGINES; HOT-GAS OR COMBUSTION-PRODUCT ENGINE PLANTS
- F02B—INTERNAL-COMBUSTION PISTON ENGINES; COMBUSTION ENGINES IN GENERAL
- F02B75/00—Other engines
- F02B75/02—Engines characterised by their cycles, e.g. six-stroke
- F02B2075/022—Engines characterised by their cycles, e.g. six-stroke having less than six strokes per cycle
- F02B2075/027—Engines characterised by their cycles, e.g. six-stroke having less than six strokes per cycle four
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/60—Details of cache memory
- G06F2212/6022—Using a prefetch buffer or dedicated prefetch cache
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Bus Control (AREA)
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US05/863,091 US4195340A (en) | 1977-12-22 | 1977-12-22 | First in first out activity queue for a cache store |
US05/863,095 US4157587A (en) | 1977-12-22 | 1977-12-22 | High speed buffer memory system with word prefetch |
US05/863,092 US4167782A (en) | 1977-12-22 | 1977-12-22 | Continuous updating of cache store |
US05/863,093 US4214303A (en) | 1977-12-22 | 1977-12-22 | Word oriented high speed buffer memory system connected to a system bus |
US05/863,102 US4195343A (en) | 1977-12-22 | 1977-12-22 | Round robin replacement for a cache store |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2412910A1 FR2412910A1 (fr) | 1979-07-20 |
FR2412910B1 true FR2412910B1 (fr) | 1986-04-11 |
Family
ID=27542268
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7836047A Expired FR2412910B1 (fr) | 1977-12-22 | 1978-12-21 | Systeme de traitement de donnees a memoires hierarchisees, applicable notamment aux mini-ordinateurs |
Country Status (3)
Country | Link |
---|---|
DE (1) | DE2855856A1 (fr) |
FR (1) | FR2412910B1 (fr) |
GB (4) | GB2011134B (fr) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AU604101B2 (en) * | 1987-04-13 | 1990-12-06 | Computervision Corporation | High availability cache organization |
EP0348628A3 (fr) * | 1988-06-28 | 1991-01-02 | International Business Machines Corporation | Système d'antémémoire |
DE4127579A1 (de) * | 1991-08-21 | 1993-02-25 | Standard Elektrik Lorenz Ag | Speichereinheit mit einem adressgenerator |
EP0943998B1 (fr) * | 1992-02-28 | 2006-07-12 | Oki Electric Industry Co., Ltd. | Dispositif d'antémémoire |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1485758A (en) * | 1973-09-16 | 1977-09-14 | Hawker Siddeley Dynamics Ltd | Computer systems |
US3840863A (en) * | 1973-10-23 | 1974-10-08 | Ibm | Dynamic storage hierarchy system |
FR129151A (fr) * | 1974-02-09 | |||
DE2605617A1 (de) * | 1976-02-12 | 1977-08-18 | Siemens Ag | Schaltungsanordnung zum adressieren von daten |
-
1978
- 1978-11-24 GB GB7845974A patent/GB2011134B/en not_active Expired
- 1978-11-24 GB GB8029420A patent/GB2056135B/en not_active Expired
- 1978-11-24 GB GB8029421A patent/GB2055233B/en not_active Expired
- 1978-11-24 GB GB8029419A patent/GB2056134B/en not_active Expired
- 1978-12-21 FR FR7836047A patent/FR2412910B1/fr not_active Expired
- 1978-12-22 DE DE19782855856 patent/DE2855856A1/de active Granted
Also Published As
Publication number | Publication date |
---|---|
GB2056135A (en) | 1981-03-11 |
GB2056134A (en) | 1981-03-11 |
GB2055233B (en) | 1982-11-24 |
DE2855856A1 (de) | 1980-01-10 |
GB2056134B (en) | 1982-10-13 |
GB2011134A (en) | 1979-07-04 |
DE2855856C2 (fr) | 1989-08-03 |
FR2412910A1 (fr) | 1979-07-20 |
GB2055233A (en) | 1981-02-25 |
GB2011134B (en) | 1982-07-07 |
GB2056135B (en) | 1982-11-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR2349889A1 (fr) | Systeme de traitement de donnees | |
BE868423A (fr) | Unite de memoire-tampon dans un systeme de traitement de donnees | |
FR2426937B1 (fr) | Systeme de traitement de donnees | |
FR2449311B1 (fr) | Systeme de traitement de donnees | |
FR2312072A1 (fr) | Systeme de traitement de donnees | |
BE855477A (fr) | Systeme de traitement de donnees | |
FR2406853B1 (fr) | Systeme de traitement de donnees a commande repartie | |
BE823436A (fr) | Systeme de traitement de donnees | |
BE868111A (fr) | Adaptateur connectant la memoire aux canaux d'un systeme de traitement de donnees | |
FR2456971B1 (fr) | Systeme de traitement de donnees | |
FR2316667A1 (fr) | Systeme de lecture de donnees | |
FR2323193A1 (fr) | Systeme de lecture de donnees | |
FR2343288B1 (fr) | Systeme de donnees | |
FR2449310B1 (fr) | Systeme de traitement de donnees a micro-programme | |
FR2329017A1 (fr) | Systeme de traitement de donnees microprogramme | |
FR2487561B1 (fr) | Systeme de memoire dynamique | |
BE834072A (fr) | Systeme de traitement de donnees a resolution de priorite des peripheriques | |
BE843166A (fr) | Systeme de traitement de donnees a programme interne | |
FR2412889B1 (fr) | Systeme de traitement de donnees | |
BE748602A (fr) | Systeme de traitement de donnees a elements separes | |
FR2456974B1 (fr) | Systeme de traitement de donnees | |
BE861695A (fr) | Systeme de calculateur | |
FR2456975B1 (fr) | Systeme de traitement de donnees | |
BE864167A (fr) | Systemes de traitement de donnees | |
FR2436444B1 (fr) | Systeme de multitraitement de donnees |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |