FR2399693A1 - Structure de registres pour un systeme informatique - Google Patents
Structure de registres pour un systeme informatiqueInfo
- Publication number
- FR2399693A1 FR2399693A1 FR7724079A FR7724079A FR2399693A1 FR 2399693 A1 FR2399693 A1 FR 2399693A1 FR 7724079 A FR7724079 A FR 7724079A FR 7724079 A FR7724079 A FR 7724079A FR 2399693 A1 FR2399693 A1 FR 2399693A1
- Authority
- FR
- France
- Prior art keywords
- register
- contents
- indicator
- contained
- shifts
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
- G06F9/384—Register renaming
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Complex Calculations (AREA)
- Advance Control (AREA)
Abstract
L'invention concerne les systèmes informatiques. Dans un processus du type pipeline, chaque étage de traitement PU1, PU2, ... est associé à une copie des registres spécialisés- (accumulateur, compteur ordinal, etc). Chaque fois qu'un étage de traitement met à jour un registre, il positionne un indicateur. Ces indicateurs permettent de faire en sorte que les différents étages n'utilisent que les versions les plus récentes du contenu de chaque registre, en prenant en considération les mises à jour éventuelles par les étages suivants. Application aux ordinateurs de grande puissance.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7724079A FR2399693A1 (fr) | 1977-08-04 | 1977-08-04 | Structure de registres pour un systeme informatique |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7724079A FR2399693A1 (fr) | 1977-08-04 | 1977-08-04 | Structure de registres pour un systeme informatique |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2399693A1 true FR2399693A1 (fr) | 1979-03-02 |
FR2399693B1 FR2399693B1 (fr) | 1984-10-12 |
Family
ID=9194238
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7724079A Granted FR2399693A1 (fr) | 1977-08-04 | 1977-08-04 | Structure de registres pour un systeme informatique |
Country Status (1)
Country | Link |
---|---|
FR (1) | FR2399693A1 (fr) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0243892A2 (fr) * | 1986-05-02 | 1987-11-04 | International Business Machines Corporation | Système permettant de garantir l'intégrité logique de données |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3916383A (en) * | 1973-02-20 | 1975-10-28 | Memorex Corp | Multi-processor data processing system |
-
1977
- 1977-08-04 FR FR7724079A patent/FR2399693A1/fr active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3916383A (en) * | 1973-02-20 | 1975-10-28 | Memorex Corp | Multi-processor data processing system |
Non-Patent Citations (1)
Title |
---|
EXBK/74 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0243892A2 (fr) * | 1986-05-02 | 1987-11-04 | International Business Machines Corporation | Système permettant de garantir l'intégrité logique de données |
EP0243892A3 (en) * | 1986-05-02 | 1990-05-02 | International Business Machines Corporation | Method and apparatus for guaranteeing the logical integrity of data |
Also Published As
Publication number | Publication date |
---|---|
FR2399693B1 (fr) | 1984-10-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
NL7807015A (nl) | Registreer- en weergeefsysteem. | |
NL177252C (nl) | Bundelvormend stelsel met sterke signaalbegrenzing en bijzondere signaalweging. | |
DE3576590D1 (de) | Personenrufempfaenger und sendervorrichtung angepasst an solchen empfaenger. | |
FR2399693A1 (fr) | Structure de registres pour un systeme informatique | |
SE9501015D0 (sv) | Arrangement and method relating to handling of digital signals and a processing arrangement comprising such | |
JPS57203279A (en) | Information processing device | |
GB1493819A (en) | Information processor with parallel operation | |
JPS5310937A (en) | Memory system of ic memory recoder | |
JPS56149626A (en) | Channel device | |
JPS5492142A (en) | Communication controller | |
JPS5368038A (en) | Memory unit | |
KR880006583A (ko) | 차재용 마이크로콤퓨터 응용 제어장치 | |
JPS56110128A (en) | Data transfer system | |
JPS5361247A (en) | Ticket issue information processor | |
JPS5552986A (en) | Calendar information calculating system | |
JPS57212547A (en) | Address conversion system | |
JPS5286036A (en) | Electronic cash register | |
JPS55121561A (en) | Information processing system | |
FR2262831A1 (en) | Microprogrammable data processor using integrated circuits - with data memory employing data cards | |
KR970055594A (ko) | Ppm 통신방식에서의 로직 디코딩 회로 | |
JPS56163598A (en) | Memory device | |
JPS56121145A (en) | Function arithmetic device | |
JPS5363826A (en) | Information processing unit | |
JPS5680895A (en) | Erroneous action detection system | |
JPS5789174A (en) | Data processing control system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |