JPS56163598A - Memory device - Google Patents
Memory deviceInfo
- Publication number
- JPS56163598A JPS56163598A JP6588380A JP6588380A JPS56163598A JP S56163598 A JPS56163598 A JP S56163598A JP 6588380 A JP6588380 A JP 6588380A JP 6588380 A JP6588380 A JP 6588380A JP S56163598 A JPS56163598 A JP S56163598A
- Authority
- JP
- Japan
- Prior art keywords
- cpu1
- sent
- rom
- information
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Read Only Memory (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Abstract
PURPOSE:To eliminate a special parity check, by reading the memory information of an ROM by the write signal sent from a CPU and then giving a collation to the information. CONSTITUTION:The specific memory address of ROM elements 21 and 22 are selected by the address signal sent from a CPU1. The memory information of the selected address is sent to a register 3 by the write signal B sent from the CPU1. The information to be collated with the memory information of an ROM element is sent to a register 4 from the CPU1 simultaneously with an output of the signal B from the CPU1. The contents of registers 3 and 4 are compared to each other at a comparator 5. Then an interruption is applied to the CPU1 when no coincidence is obtained. The CPU1 sends the write signal to the ROM element to send the memory information of the ROM element to a register. Thus an efficient application is ensured for an instruction of the CPU.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6588380A JPS56163598A (en) | 1980-05-20 | 1980-05-20 | Memory device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6588380A JPS56163598A (en) | 1980-05-20 | 1980-05-20 | Memory device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56163598A true JPS56163598A (en) | 1981-12-16 |
Family
ID=13299815
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6588380A Pending JPS56163598A (en) | 1980-05-20 | 1980-05-20 | Memory device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56163598A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5870493A (en) * | 1981-09-30 | 1983-04-26 | アドバンスト マイクロ デバイシス,インコーポレイテッド | High speed prom device |
-
1980
- 1980-05-20 JP JP6588380A patent/JPS56163598A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5870493A (en) * | 1981-09-30 | 1983-04-26 | アドバンスト マイクロ デバイシス,インコーポレイテッド | High speed prom device |
JPH0324000B2 (en) * | 1981-09-30 | 1991-04-02 | Advanced Micro Devices Inc |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3486399D1 (en) | Central processing unit with the ability to support commands of variable lengths. | |
JPS5741739A (en) | Program renewal control system | |
JPS56163598A (en) | Memory device | |
JPS5319728A (en) | Data treansfer processing system | |
JPS57157356A (en) | Instruction decorder error detector | |
JPS56149626A (en) | Channel device | |
JPS56121155A (en) | Address coincidence detection circuit | |
JPS5583960A (en) | Paragraph associater | |
JPS5363934A (en) | Direct memory access control system | |
JPS5617422A (en) | Interruption control system of information processor | |
JPS5657153A (en) | Fault detection system | |
JPS5730060A (en) | Address space expansion system | |
JPS57197653A (en) | Control device of microprogram | |
JPS56114026A (en) | Data processor | |
JPS5563420A (en) | Detector for data train | |
JPS56116155A (en) | Error detection system of parity check system | |
JPS5346235A (en) | Memory check system | |
JPS57159318A (en) | Managing system of available period of program module | |
JPS54124947A (en) | Error check system of arithmetic circuit | |
JPS56155453A (en) | Program execution controlling system | |
JPS57111720A (en) | System for data protection of data transfer control | |
JPS5847950U (en) | electronic register | |
JPS5595152A (en) | Microinstruction execution control system | |
JPS5730200A (en) | Information processing system | |
JPS5357929A (en) | Access system for main memory extending unit |