JPS5680895A - Erroneous action detection system - Google Patents
Erroneous action detection systemInfo
- Publication number
- JPS5680895A JPS5680895A JP15582679A JP15582679A JPS5680895A JP S5680895 A JPS5680895 A JP S5680895A JP 15582679 A JP15582679 A JP 15582679A JP 15582679 A JP15582679 A JP 15582679A JP S5680895 A JPS5680895 A JP S5680895A
- Authority
- JP
- Japan
- Prior art keywords
- register
- data
- memory
- processing
- written
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
PURPOSE: To eliminate an erroneous action due to an error of the data and carry out a precise processing by starting the next data processing when a halfway data stored after the completion of CPU data processing coincide with a memory data in CPU.
CONSTITUTION: The data just before the amendment of the memory area M1 of the collect counting memory 6 is read and written in X register of the memory portion 11. Then, the content thereof is compared with the content of the data just before the amendment of a register 4, and when judging that they are not equal, the error display code is output from the memory portion 11. In this case, the processing action accompanying with the operation of the function key is not operated, small sum data of the memory area M2 is read out and written in X register. Then, when, judging the contents of X register and B register, if they are equal, they are written in the area M3. Similarly, when the content of X register is equal to that of the C register, the input practice processing by an operation of the function key is carried out. Then, in the case where one coincidence is present, the error is displayed.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15582679A JPS5680895A (en) | 1979-11-30 | 1979-11-30 | Erroneous action detection system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15582679A JPS5680895A (en) | 1979-11-30 | 1979-11-30 | Erroneous action detection system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5680895A true JPS5680895A (en) | 1981-07-02 |
Family
ID=15614329
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15582679A Pending JPS5680895A (en) | 1979-11-30 | 1979-11-30 | Erroneous action detection system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5680895A (en) |
-
1979
- 1979-11-30 JP JP15582679A patent/JPS5680895A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5541578A (en) | Memory unit | |
JPS5578352A (en) | Program check system | |
JPS5539994A (en) | Multiprocessor system | |
JPS55164925A (en) | Printer | |
JPS5251828A (en) | Key input discriminating unit | |
JPS55116164A (en) | Information retrieval unit | |
JPS5680895A (en) | Erroneous action detection system | |
JPS5570997A (en) | Error bit check system for read only memory | |
JPS55150068A (en) | Format control system for character processor | |
JPS5617442A (en) | Parity error processing system | |
JPS5583960A (en) | Paragraph associater | |
JPS5657139A (en) | Console device | |
JPS5552986A (en) | Calendar information calculating system | |
JPS52155945A (en) | Electronic cash register | |
JPS54111235A (en) | Display system | |
JPS55153059A (en) | Electronic computer | |
JPS55124857A (en) | Electronic cash register | |
JPS5697164A (en) | Test and set and test and reset system | |
JPS5687153A (en) | Controller for auxiliary memory | |
JPS55140949A (en) | Information processor | |
JPS578857A (en) | Detector for program processing | |
JPS54157056A (en) | Memory check system in cash register | |
JPS5485652A (en) | Display unit of defective logical bolck | |
JPS5564456A (en) | Error code generating circuit | |
JPS5621250A (en) | Instruction retrial system |