FR2396468A1 - Perfectionnement aux reseaux logiques programmables - Google Patents

Perfectionnement aux reseaux logiques programmables

Info

Publication number
FR2396468A1
FR2396468A1 FR7720729A FR7720729A FR2396468A1 FR 2396468 A1 FR2396468 A1 FR 2396468A1 FR 7720729 A FR7720729 A FR 7720729A FR 7720729 A FR7720729 A FR 7720729A FR 2396468 A1 FR2396468 A1 FR 2396468A1
Authority
FR
France
Prior art keywords
matrix
programmable logic
improvement
input
feedback loop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7720729A
Other languages
English (en)
Other versions
FR2396468B1 (fr
Inventor
Maurice Cukier
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Compagnie IBM France SAS
Original Assignee
Compagnie IBM France SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Compagnie IBM France SAS filed Critical Compagnie IBM France SAS
Priority to FR7720729A priority Critical patent/FR2396468A1/fr
Priority to GB15489/78A priority patent/GB1558754A/en
Priority to US05/901,166 priority patent/US4237542A/en
Priority to DE2825190A priority patent/DE2825190C3/de
Priority to JP7333678A priority patent/JPS5413240A/ja
Publication of FR2396468A1 publication Critical patent/FR2396468A1/fr
Application granted granted Critical
Publication of FR2396468B1 publication Critical patent/FR2396468B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G04—HOROLOGY
    • G04G—ELECTRONIC TIME-PIECES
    • G04G99/00—Subject matter not provided for in other groups of this subclass
    • G04G99/006—Electronic time-pieces using a microcomputer, e.g. for multi-function clocks
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
    • H03K19/17712—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays one of the matrices at least being reprogrammable

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)

Abstract

Circuit logique programmable destiné à la réalisation de fonctions logiques complexes. Ce réseau logique programmable est du type comportant une matrice ET, une matrice OU designées respectivement par AM et OM, et une boucle de réaction reliant la sortie de OM à l'entrée de AM, mais la boucle de réaction comporte une mémoire à accès aléatoire MEM dont les positions de mots sont adressées par la matrice OM sous la commande d'informations dites commande d'état appliquées à l'entrée de la matrice AM. Circuits intégrés à haute densité.
FR7720729A 1977-06-30 1977-06-30 Perfectionnement aux reseaux logiques programmables Granted FR2396468A1 (fr)

Priority Applications (5)

Application Number Priority Date Filing Date Title
FR7720729A FR2396468A1 (fr) 1977-06-30 1977-06-30 Perfectionnement aux reseaux logiques programmables
GB15489/78A GB1558754A (en) 1977-06-30 1978-04-19 Recursive programmable logic arrays
US05/901,166 US4237542A (en) 1977-06-30 1978-04-28 Programmable logic arrays
DE2825190A DE2825190C3 (de) 1977-06-30 1978-06-08 Programmierbare logische Anordnung
JP7333678A JPS5413240A (en) 1977-06-30 1978-06-19 Programmable logic array

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7720729A FR2396468A1 (fr) 1977-06-30 1977-06-30 Perfectionnement aux reseaux logiques programmables

Publications (2)

Publication Number Publication Date
FR2396468A1 true FR2396468A1 (fr) 1979-01-26
FR2396468B1 FR2396468B1 (fr) 1980-02-08

Family

ID=9193033

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7720729A Granted FR2396468A1 (fr) 1977-06-30 1977-06-30 Perfectionnement aux reseaux logiques programmables

Country Status (5)

Country Link
US (1) US4237542A (fr)
JP (1) JPS5413240A (fr)
DE (1) DE2825190C3 (fr)
FR (1) FR2396468A1 (fr)
GB (1) GB1558754A (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0328450A2 (fr) * 1988-02-08 1989-08-16 Fujitsu Limited Dispositif de commande d'accès direct de mémoire

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS558135A (en) * 1978-07-04 1980-01-21 Mamoru Tanaka Rewritable programable logic array
US4415818A (en) * 1979-01-16 1983-11-15 Nippon Telegraph & Telephone Corp. Programmable sequential logic circuit devices
JPS5616243A (en) * 1979-07-18 1981-02-17 Matsushita Electric Ind Co Ltd Microaddress production system
US4354228A (en) * 1979-12-20 1982-10-12 International Business Machines Corporation Flexible processor on a single semiconductor substrate using a plurality of arrays
US4578771A (en) * 1980-12-29 1986-03-25 International Business Machines Corporation Dynamically reprogrammable array logic system
US4399516A (en) * 1981-02-10 1983-08-16 Bell Telephone Laboratories, Incorporated Stored-program control machine
USRE32858E (en) * 1981-02-10 1989-02-07 American Telephone And Telegraph Company, At&T Bell Laboratories Stored-program control machine
DE3121562A1 (de) * 1981-05-30 1983-01-05 Ibm Deutschland Gmbh, 7000 Stuttgart Programmierbare logische hochintegrierte schaltungsanordnung
US4484268A (en) * 1982-02-22 1984-11-20 Thoma Nandor G Apparatus and method for decoding an operation code using a plurality of multiplexed programmable logic arrays
US4506341A (en) * 1982-06-10 1985-03-19 International Business Machines Corporation Interlaced programmable logic array having shared elements
USRE34363E (en) * 1984-03-12 1993-08-31 Xilinx, Inc. Configurable electrical circuit having configurable logic elements and configurable interconnects
US4617479B1 (en) * 1984-05-03 1993-09-21 Altera Semiconductor Corp. Programmable logic array device using eprom technology
US4609986A (en) * 1984-06-14 1986-09-02 Altera Corporation Programmable logic array device using EPROM technology
US4766532A (en) * 1985-04-30 1988-08-23 International Business Machines Corporation Sequential array logic
US4763020B1 (en) * 1985-09-06 1997-07-08 Ricoh Kk Programmable logic device having plural programmable function cells
KR20040014060A (ko) * 2002-08-09 2004-02-14 삼성전자주식회사 효율적인 다이내믹 ｐｌａ 디코더
US8661394B1 (en) 2008-09-24 2014-02-25 Iowa State University Research Foundation, Inc. Depth-optimal mapping of logic chains in reconfigurable fabrics
US8438522B1 (en) 2008-09-24 2013-05-07 Iowa State University Research Foundation, Inc. Logic element architecture for generic logic chains in programmable devices

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3230355A (en) * 1962-12-04 1966-01-18 Melpar Inc Matrix logic computer
DE2455178C2 (de) * 1974-11-21 1982-12-23 Siemens AG, 1000 Berlin und 8000 München Integrierte, programmierbare Logikanordnung
US3987287A (en) * 1974-12-30 1976-10-19 International Business Machines Corporation High density logic array
IT1063025B (it) * 1975-04-29 1985-02-11 Siemens Ag Disposizione circuitale logica integrata e programmabile
JPS5354936A (en) * 1976-10-29 1978-05-18 Toshiba Corp Programable logical array
US4132979A (en) * 1976-12-15 1979-01-02 Teletype Corporation Method and apparatus for controlling a programmable logic array
US4114143A (en) * 1977-05-12 1978-09-12 International Business Machines Corporation Modular switching system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0328450A2 (fr) * 1988-02-08 1989-08-16 Fujitsu Limited Dispositif de commande d'accès direct de mémoire
EP0328450A3 (fr) * 1988-02-08 1991-10-16 Fujitsu Limited Dispositif de commande d'accès direct de mémoire

Also Published As

Publication number Publication date
FR2396468B1 (fr) 1980-02-08
DE2825190A1 (de) 1979-01-04
DE2825190C3 (de) 1980-11-20
DE2825190B2 (de) 1980-03-20
US4237542A (en) 1980-12-02
GB1558754A (en) 1980-01-09
JPS5413240A (en) 1979-01-31

Similar Documents

Publication Publication Date Title
FR2396468A1 (fr) Perfectionnement aux reseaux logiques programmables
US4039960A (en) Automatic phasing circuit to transfer digital data from an external interface circuit to an internal interface circuit
SE431374B (sv) Styrorgan for perifera ingangs/utgangs-anordningar i ett databehandlingssystem
NL7712493A (nl) Input/outputsystemen voor gegevensverwerkende inrichtingen.
DE69113083D1 (de) Digitale Taktpufferschaltung mit regelbarer Verzögerung.
GB1028353A (en) A zoom lens
US3953746A (en) Selector latch gate
US3380029A (en) Sorting system
JPH0684346A (ja) レジスタ制御回路
DE3687197D1 (de) Schaltungsanordnung mit einer matrixfoermigen speicheranordnung zur variabel einstellbaren verzoegerung digitaler signale.
GB1119002A (en) Data processors
GB1201781A (en) A zoom lens of high zoom ratio
JPS57209503A (en) Sequence controller
US3549912A (en) Jk flip-flop
KR850001428A (ko) 광학 검출기
US3056045A (en) Electronic switching unit for the construction of information storage devices, counters and the like
GB1127634A (en) Improvements in reed switch circuits
CN114205829A (zh) 一种基于mr数据的移动通信网络覆盖率的计算方法
GB1487706A (en) Data storage arrangement for buffering asynchronous input and output data streams
JPS6165527A (ja) 可変バイナリカウンタ
JPH0258594B2 (fr)
JPS5750059A (en) Status history memory system
SU881734A1 (ru) Устройство дл определени экстремальных чисел
JPS56127255A (en) Automatic operating device
SU881663A1 (ru) Многоканальна система регулировани

Legal Events

Date Code Title Description
ST Notification of lapse