FR2356996A1 - Circuit de generation de signaux d'horloge - Google Patents

Circuit de generation de signaux d'horloge

Info

Publication number
FR2356996A1
FR2356996A1 FR7716236A FR7716236A FR2356996A1 FR 2356996 A1 FR2356996 A1 FR 2356996A1 FR 7716236 A FR7716236 A FR 7716236A FR 7716236 A FR7716236 A FR 7716236A FR 2356996 A1 FR2356996 A1 FR 2356996A1
Authority
FR
France
Prior art keywords
clock signal
generation circuit
signal generation
cascade
branch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7716236A
Other languages
English (en)
French (fr)
Other versions
FR2356996B1 (https=
Inventor
Sumit Das Gupta
Edward B Eichelberger
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of FR2356996A1 publication Critical patent/FR2356996A1/fr
Application granted granted Critical
Publication of FR2356996B1 publication Critical patent/FR2356996B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2215—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test error correction or detection circuits
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/151—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with two complementary outputs
    • H03K5/1515—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with two complementary outputs non-overlapping

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Nonlinear Science (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Manipulation Of Pulses (AREA)
FR7716236A 1976-06-30 1977-05-23 Circuit de generation de signaux d'horloge Granted FR2356996A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/701,376 US4063078A (en) 1976-06-30 1976-06-30 Clock generation network for level sensitive logic system

Publications (2)

Publication Number Publication Date
FR2356996A1 true FR2356996A1 (fr) 1978-01-27
FR2356996B1 FR2356996B1 (https=) 1980-06-27

Family

ID=24817113

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7716236A Granted FR2356996A1 (fr) 1976-06-30 1977-05-23 Circuit de generation de signaux d'horloge

Country Status (6)

Country Link
US (1) US4063078A (https=)
JP (1) JPS533143A (https=)
DE (1) DE2723707C2 (https=)
FR (1) FR2356996A1 (https=)
GB (1) GB1581866A (https=)
IT (1) IT1114796B (https=)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2842750A1 (de) * 1978-09-30 1980-04-10 Ibm Deutschland Verfahren und anordnung zur pruefung von durch monolithisch integrierten halbleiterschaltungen dargestellten sequentiellen schaltungen
GB2030807B (en) * 1978-10-02 1982-11-10 Ibm Latch circuit
JPS5921045B2 (ja) * 1978-12-20 1984-05-17 富士通株式会社 クロツク信号分配回路の調整方式
US4463440A (en) * 1980-04-15 1984-07-31 Sharp Kabushiki Kaisha System clock generator in integrated circuit
DE3029883A1 (de) * 1980-08-07 1982-03-11 Ibm Deutschland Gmbh, 7000 Stuttgart Schieberegister fuer pruef- und test-zwecke
DE3030299A1 (de) 1980-08-09 1982-04-08 Ibm Deutschland Gmbh, 7000 Stuttgart Schieberegister fuer pruef- und test-zwecke
US4441075A (en) * 1981-07-02 1984-04-03 International Business Machines Corporation Circuit arrangement which permits the testing of each individual chip and interchip connection in a high density packaging structure having a plurality of interconnected chips, without any physical disconnection
US4503386A (en) * 1982-04-20 1985-03-05 International Business Machines Corporation Chip partitioning aid (CPA)-A structure for test pattern generation for large logic networks
US4477738A (en) * 1982-06-14 1984-10-16 Ibm Corporation LSSD Compatible clock driver
US4564943A (en) * 1983-07-05 1986-01-14 International Business Machines System path stressing
US4580137A (en) * 1983-08-29 1986-04-01 International Business Machines Corporation LSSD-testable D-type edge-trigger-operable latch with overriding set/reset asynchronous control
US4542509A (en) * 1983-10-31 1985-09-17 International Business Machines Corporation Fault testing a clock distribution network
USRE34052E (en) * 1984-05-31 1992-09-01 International Business Machines Corporation Data processing system with CPU register to register data transfers overlapped with data transfer to and from main storage
US4630195A (en) * 1984-05-31 1986-12-16 International Business Machines Corporation Data processing system with CPU register to register data transfers overlapped with data transfer to and from main storage
JPS61105700A (ja) * 1984-10-29 1986-05-23 東洋通信機株式会社 航空機衝突防止装置に於ける他航空機トラツキング表示方式
US4858179A (en) * 1985-11-14 1989-08-15 International Business Machines Corporation Apparatus for determining the minimum number of storage elements required to store the states of a circuit
US4800564A (en) * 1986-09-29 1989-01-24 International Business Machines Corporation High performance clock system error detection and fault isolation
JPS63180660U (https=) * 1987-05-13 1988-11-22
JPH085978Y2 (ja) * 1988-10-04 1996-02-21 富士電機株式会社 紙葉類の積層収納装置
JPH0797328B2 (ja) * 1988-10-25 1995-10-18 インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン フオールト・トレラント同期システム
US5018111A (en) * 1988-12-27 1991-05-21 Intel Corporation Timing circuit for memory employing reset function
US5018144A (en) * 1989-04-28 1991-05-21 International Business Machines Corporation Logic performance verification and transition fault detection
JPH0372896U (https=) * 1989-11-16 1991-07-23
US5684808A (en) * 1995-09-19 1997-11-04 Unisys Corporation System and method for satisfying mutually exclusive gating requirements in automatic test pattern generation systems
DE10028369C2 (de) * 2000-06-08 2002-06-06 Siemens Ag Schaltungsanordnung zur Aufnahme eines Eingangssignals und zur Weiterleitung von diesem entsprechenden Ausgangssignalen in parallel arbeitenden Schaltungszweigen

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3764992A (en) * 1972-02-14 1973-10-09 Bell Telephone Labor Inc Program-variable clock pulse generator
US3787817A (en) * 1972-06-21 1974-01-22 Us Navy Memory and logic module
US3783254A (en) * 1972-10-16 1974-01-01 Ibm Level sensitive logic system
US3946255A (en) * 1974-04-25 1976-03-23 Honeywell Inc. Signal generator
US3983538A (en) * 1974-05-01 1976-09-28 International Business Machines Corporation Universal LSI array logic modules with integral storage array and variable autonomous sequencing

Also Published As

Publication number Publication date
US4063078A (en) 1977-12-13
GB1581866A (en) 1980-12-31
JPS5628295B2 (https=) 1981-07-01
DE2723707C2 (de) 1982-08-19
FR2356996B1 (https=) 1980-06-27
DE2723707A1 (de) 1978-01-05
JPS533143A (en) 1978-01-12
IT1114796B (it) 1986-01-27

Similar Documents

Publication Publication Date Title
FR2356996A1 (fr) Circuit de generation de signaux d'horloge
ES383650A3 (es) Perfeccionamientos en detectores de diferencia de fase.
ES536183A0 (es) Una instalacion de tratamiento de datos
ATE81427T1 (de) Selbstpruefender zweikanal-anstiegsflankensynchronisierer.
ES8707835A1 (es) Perfeccionamientos introducidos en un aparato para generar en cada periodo de una senal de entrada de sincronismo de linea senales de salida de deflexion de un circuito de deflexion de linea.
ATE14261T1 (de) Elektronische taktsignalgeneratoren.
GB1265530A (https=)
SE8504152L (sv) Fasavstemningsanordning
JPS554178A (en) Information control system
NO910417L (no) Innretning til symmetrering av signalkurver og differansestroem-vernebrytere med transduserkrets ved symmetrerende formagnetisering.
BG48579A3 (bg) Устройство за възстановяване на синхронизиращ сигнал
GB1144549A (en) Pulse modulation system
JPS61260316A (ja) モノリシツク集積デジタル回路
KR900004570B1 (en) Latch circuit with two hold loops
SU1647582A2 (ru) Устройство дл адаптивного скольз щего усреднени
JPS57138877A (en) Da/ac inverter
ATE480046T1 (de) Schaltung zur erzeugung eines invertierten digitalen signals mit minimaler zeitverzögerung zwischen originalsignal und dem invertierten signal
SU720680A1 (ru) Фазовый дискриминатор
KR920001839A (ko) 디지탈시스템의 시스템클럭 발생회로
KR950010541Y1 (ko) 펄스발생회로
SU497708A1 (ru) Фазовый дискиминатор
SU569014A1 (ru) Триггер со счетным входом
JPH0437215A (ja) 微分パルス作成回路
JPS55147821A (en) Digital filter
KR940000643Y1 (ko) 플립플롭 회로를 이용한 동기펄스 발생회로

Legal Events

Date Code Title Description
ST Notification of lapse