FR2339955A1 - Procede de fabrication d'un circuit integre - Google Patents

Procede de fabrication d'un circuit integre

Info

Publication number
FR2339955A1
FR2339955A1 FR7702465A FR7702465A FR2339955A1 FR 2339955 A1 FR2339955 A1 FR 2339955A1 FR 7702465 A FR7702465 A FR 7702465A FR 7702465 A FR7702465 A FR 7702465A FR 2339955 A1 FR2339955 A1 FR 2339955A1
Authority
FR
France
Prior art keywords
integrated circuit
manufacturing process
manufacturing
integrated
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7702465A
Other languages
English (en)
Other versions
FR2339955B1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electronics Corp filed Critical Matsushita Electronics Corp
Publication of FR2339955A1 publication Critical patent/FR2339955A1/fr
Application granted granted Critical
Publication of FR2339955B1 publication Critical patent/FR2339955B1/fr
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/32Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823437MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
    • H01L21/823456MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different shapes, lengths or dimensions
FR7702465A 1976-01-30 1977-01-28 Procede de fabrication d'un circuit integre Granted FR2339955A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP51009870A JPS598065B2 (ja) 1976-01-30 1976-01-30 Mos集積回路の製造方法

Publications (2)

Publication Number Publication Date
FR2339955A1 true FR2339955A1 (fr) 1977-08-26
FR2339955B1 FR2339955B1 (fr) 1982-05-07

Family

ID=11732165

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7702465A Granted FR2339955A1 (fr) 1976-01-30 1977-01-28 Procede de fabrication d'un circuit integre

Country Status (6)

Country Link
US (1) US4177096A (fr)
JP (1) JPS598065B2 (fr)
CA (1) CA1074457A (fr)
DE (1) DE2703618C2 (fr)
FR (1) FR2339955A1 (fr)
GB (1) GB1577017A (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0076147A2 (fr) * 1981-09-30 1983-04-06 Fujitsu Limited Procédé pour la fabrication d'un dispositif semiconducteur comportant une région d'isolation

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5538084A (en) * 1978-09-11 1980-03-17 Nec Corp Semiconductor integrated circuit device
DE2902665A1 (de) * 1979-01-24 1980-08-07 Siemens Ag Verfahren zum herstellen von integrierten mos-schaltungen in silizium-gate- technologie
US4285117A (en) * 1979-09-06 1981-08-25 Teletype Corporation Method of manufacturing a device in a silicon wafer
JPS5723243A (en) * 1980-07-17 1982-02-06 Seiko Epson Corp Semiconductor integrated circuit
JPS641285U (fr) * 1987-06-19 1989-01-06
JPH04242968A (ja) * 1991-01-08 1992-08-31 Fujitsu Ltd 半導体集積回路
US5426065A (en) * 1993-11-30 1995-06-20 Sgs-Thomson Microelectronics, Inc. Method of making transistor devices in an SRAM cell
JP4834568B2 (ja) * 2007-02-22 2011-12-14 株式会社東芝 半導体装置及びその製造方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3533158A (en) * 1967-10-30 1970-10-13 Hughes Aircraft Co Method of utilizing an ion beam to form custom circuits
US3747200A (en) * 1972-03-31 1973-07-24 Motorola Inc Integrated circuit fabrication method
GB1364676A (en) * 1970-07-10 1974-08-29 Philips Electronic Associated Semiconductor integrated device

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3921282A (en) * 1971-02-16 1975-11-25 Texas Instruments Inc Insulated gate field effect transistor circuits and their method of fabrication
US3921283A (en) * 1971-06-08 1975-11-25 Philips Corp Semiconductor device and method of manufacturing the device
GB1357515A (en) * 1972-03-10 1974-06-26 Matsushita Electronics Corp Method for manufacturing an mos integrated circuit
US3985591A (en) * 1972-03-10 1976-10-12 Matsushita Electronics Corporation Method of manufacturing parallel gate matrix circuits
US3893152A (en) * 1973-07-25 1975-07-01 Hung Chang Lin Metal nitride oxide semiconductor integrated circuit structure
GB1457139A (en) * 1973-09-27 1976-12-01 Hitachi Ltd Method of manufacturing semiconductor device
JPS5214594B2 (fr) * 1973-10-17 1977-04-22
JPS5087787A (fr) * 1973-12-07 1975-07-15
NL180466C (nl) * 1974-03-15 1987-02-16 Philips Nv Werkwijze voor het vervaardigen van een halfgeleiderinrichting met een halfgeleiderlichaam voorzien van een in het halfgeleiderlichaam verzonken patroon van isolerend materiaal.
JPS50148084A (fr) * 1974-05-20 1975-11-27
US4021789A (en) * 1975-09-29 1977-05-03 International Business Machines Corporation Self-aligned integrated circuits

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3533158A (en) * 1967-10-30 1970-10-13 Hughes Aircraft Co Method of utilizing an ion beam to form custom circuits
GB1364676A (en) * 1970-07-10 1974-08-29 Philips Electronic Associated Semiconductor integrated device
US3747200A (en) * 1972-03-31 1973-07-24 Motorola Inc Integrated circuit fabrication method

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
CA1973 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0076147A2 (fr) * 1981-09-30 1983-04-06 Fujitsu Limited Procédé pour la fabrication d'un dispositif semiconducteur comportant une région d'isolation
EP0076147A3 (en) * 1981-09-30 1985-09-25 Fujitsu Limited Method of producing a semiconductor device comprising an isolation region

Also Published As

Publication number Publication date
JPS5293282A (en) 1977-08-05
DE2703618A1 (de) 1977-08-04
DE2703618C2 (de) 1982-09-02
JPS598065B2 (ja) 1984-02-22
US4177096A (en) 1979-12-04
FR2339955B1 (fr) 1982-05-07
GB1577017A (en) 1980-10-15
CA1074457A (fr) 1980-03-25

Similar Documents

Publication Publication Date Title
BE857125A (fr) Boitier de circuit integre et son procede de fabrication
BE878667A (fr) Procede de production de circuits integres
FR2340288A1 (fr) Procede de fabrication d'une ceramique a multicouches
FR2332615A1 (fr) Procede de fabrication d'un dispositif a semi-conducteurs
FR2314917A1 (fr) Procede de fabrication de l'aldehyde beta-methylthiopropionique
BE890772A (fr) Procede de fabrication d'un circuit integre
BE845154A (fr) Procede de fabrication d'un memoire a semiconducteur
BE838332R (fr) Procede de fabrication d'un succedane d'amuse-geule
FR2302603A1 (fr) Procede de fabrication d'un reflect
BE845507A (fr) Procede de fabrication d'acyloxysilanes
FR2326779A1 (fr) Procede de fabrication de circuits integres
FR2302582A1 (fr) Procede de fabrication d'une tablette de coupe-circuits
FR2375955B1 (fr) Machine pour la fabrication de micro-assemblages electroniques
FR2298814A1 (fr) Procede de fabrication d'elements electrophotographiques
FR2339955A1 (fr) Procede de fabrication d'un circuit integre
JPS52110498A (en) Method of manufacturing thckkfilm circuit
FR2301378A1 (fr) Procede de fabrication d'ele
FR2338961A1 (fr) Procede de fabrication de polyoxyphenylenes
BE872357A (fr) Procede de fabrication d'alpha-hydroxymethylene-nitriles
BE857381A (fr) Procede de fabrication d'un corps allonge de cuivre
FR2346077A1 (fr) Procede de fabrication de pieces metalliques moulees
BE854178A (fr) Procede de fabrication d'electrodes ameliorees
BE859632A (fr) Procede de fabrication de savon
FR2331153A1 (fr) Procede de fabrication d'un dispositif semi-conducteur
FR2352472A1 (fr) Procede de fabrication d'un panneau de connexions, notamment du type circuit imprime

Legal Events

Date Code Title Description
D9 Licence

Free format text: CORRECTION

ST Notification of lapse