FR2287067A1 - Dispositif de tamponnage d'informations entre un processeur et sa memoire principale - Google Patents
Dispositif de tamponnage d'informations entre un processeur et sa memoire principaleInfo
- Publication number
- FR2287067A1 FR2287067A1 FR7433602A FR7433602A FR2287067A1 FR 2287067 A1 FR2287067 A1 FR 2287067A1 FR 7433602 A FR7433602 A FR 7433602A FR 7433602 A FR7433602 A FR 7433602A FR 2287067 A1 FR2287067 A1 FR 2287067A1
- Authority
- FR
- France
- Prior art keywords
- memory
- buffer
- processor
- main memory
- stamping device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
- G06F12/0855—Overlapped cache accessing, e.g. pipeline
- G06F12/0859—Overlapped cache accessing, e.g. pipeline with reload from main memory
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR111566D FR111566A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1974-10-04 | ||
| FR7433602A FR2287067A1 (fr) | 1974-10-04 | 1974-10-04 | Dispositif de tamponnage d'informations entre un processeur et sa memoire principale |
| JP50119033A JPS5191634A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1974-10-04 | 1975-10-03 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR7433602A FR2287067A1 (fr) | 1974-10-04 | 1974-10-04 | Dispositif de tamponnage d'informations entre un processeur et sa memoire principale |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| FR2287067A1 true FR2287067A1 (fr) | 1976-04-30 |
| FR2287067B1 FR2287067B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1977-11-04 |
Family
ID=9143790
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FR111566D Active FR111566A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1974-10-04 | ||
| FR7433602A Granted FR2287067A1 (fr) | 1974-10-04 | 1974-10-04 | Dispositif de tamponnage d'informations entre un processeur et sa memoire principale |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FR111566D Active FR111566A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1974-10-04 |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JPS5191634A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
| FR (2) | FR2287067A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2412139A1 (fr) * | 1977-12-16 | 1979-07-13 | Honeywell Inf Systems | Circuits de directives d'antememoire |
| FR2489021A1 (fr) * | 1980-08-22 | 1982-02-26 | Nippon Electric Co | Agencement d'antememoires comprenant une antememoire tampon en combinaison avec une paire d'antememoires |
| EP0149392A3 (en) * | 1983-12-29 | 1987-09-16 | Fujitsu Limited | Digital computer system |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4309754A (en) * | 1979-07-30 | 1982-01-05 | International Business Machines Corp. | Data interface mechanism for interfacing bit-parallel data buses of different bit width |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2211146A5 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1972-12-15 | 1974-07-12 | Siemens Ag |
-
0
- FR FR111566D patent/FR111566A/fr active Active
-
1974
- 1974-10-04 FR FR7433602A patent/FR2287067A1/fr active Granted
-
1975
- 1975-10-03 JP JP50119033A patent/JPS5191634A/ja active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2211146A5 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1972-12-15 | 1974-07-12 | Siemens Ag |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2412139A1 (fr) * | 1977-12-16 | 1979-07-13 | Honeywell Inf Systems | Circuits de directives d'antememoire |
| FR2489021A1 (fr) * | 1980-08-22 | 1982-02-26 | Nippon Electric Co | Agencement d'antememoires comprenant une antememoire tampon en combinaison avec une paire d'antememoires |
| EP0149392A3 (en) * | 1983-12-29 | 1987-09-16 | Fujitsu Limited | Digital computer system |
Also Published As
| Publication number | Publication date |
|---|---|
| FR111566A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | |
| JPS5191634A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1976-08-11 |
| FR2287067B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1977-11-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| FR2413751A1 (fr) | Procede de traitement d'une memoire tampon | |
| FR2373830A1 (fr) | Systeme d'adressage associatif par page et dispositif de memoire hierarchique a deux niveaux en portant application | |
| ES421839A1 (es) | Un sistema de tratamiento de datos. | |
| GB1372750A (en) | Rotational data storage devices | |
| GB1263742A (en) | Data storage control apparatus for a multiprogrammed data processing system | |
| FR2287067A1 (fr) | Dispositif de tamponnage d'informations entre un processeur et sa memoire principale | |
| CH458445A (fr) | Dispositif transducteur pour la lecture et l'inscription de données sur disques d'enregistrement magnétiques | |
| GB1301011A (en) | Apparatus for altering the contents of a computer memory | |
| ES457007A1 (es) | Un sistema de elaboracion de datos. | |
| FR2260141A1 (en) | Data transfer control for data processor - is used between periodic and non-periodic units employing buffer memory | |
| CH416186A (fr) | Dispositif de lecture d'informations | |
| FR2445557A1 (fr) | Dispositif de transfert de donnees | |
| CH437871A (fr) | Système de lecture et d'inscription, sur cartes magnétiques, de données numériques binaires | |
| JPS578829A (en) | Input and output controller | |
| JPS55108027A (en) | Processor system | |
| SU1488815A1 (ru) | Устройство для сопряжения источника и приемника информации | |
| JPS5740790A (en) | Storage control system | |
| SU1179351A1 (ru) | Устройство дл сопр жени электронно-вычислительной машины с периферийными устройствами | |
| SU1010653A1 (ru) | Запоминающее устройство | |
| FR2289003A1 (fr) | Dispositif de commande de transferts de donnees entre la memoire centrale et les unites peripheriques d'un systeme informatique | |
| SU1596390A1 (ru) | Устройство буферной пам ти | |
| SU1619282A1 (ru) | Запоминающее устройство | |
| SU1735864A1 (ru) | Устройство обработки информации | |
| FR2323278A1 (fr) | Procede d'enregistrement et d'extraction d'une image tramee sur une memoire | |
| SU1282141A1 (ru) | Буферное запоминающее устройство |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| ST | Notification of lapse |