FR2213586A1 - Doped dielectric film deposition at low temp and press - using plasma discharge to initiate reaction of organometallic cpd in inert gas, silane and nitrogen dioxide - Google Patents

Doped dielectric film deposition at low temp and press - using plasma discharge to initiate reaction of organometallic cpd in inert gas, silane and nitrogen dioxide

Info

Publication number
FR2213586A1
FR2213586A1 FR7340250A FR7340250A FR2213586A1 FR 2213586 A1 FR2213586 A1 FR 2213586A1 FR 7340250 A FR7340250 A FR 7340250A FR 7340250 A FR7340250 A FR 7340250A FR 2213586 A1 FR2213586 A1 FR 2213586A1
Authority
FR
France
Prior art keywords
cpd
iii
dielectric film
silane
press
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7340250A
Other languages
English (en)
French (fr)
Other versions
FR2213586B1 (US20020095090A1-20020718-M00002.png
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of FR2213586A1 publication Critical patent/FR2213586A1/fr
Application granted granted Critical
Publication of FR2213586B1 publication Critical patent/FR2213586B1/fr
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
    • C23C16/40—Oxides
    • C23C16/401—Oxides containing silicon
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/50—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating using electric discharges
    • C23C16/505—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating using electric discharges using radio frequency discharges
    • C23C16/507—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating using electric discharges using radio frequency discharges using external electrodes, e.g. in tunnel type reactors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02142—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing silicon and at least one metal element, e.g. metal silicate based insulators or metal silicon oxynitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02362—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment formation of intermediate layers, e.g. capping layers or diffusion barriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/225—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
    • H01L21/2258—Diffusion into or out of AIIIBV compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Plasma & Fusion (AREA)
  • General Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Inorganic Chemistry (AREA)
  • Chemical Vapour Deposition (AREA)
FR7340250A 1972-11-15 1973-11-13 Doped dielectric film deposition at low temp and press - using plasma discharge to initiate reaction of organometallic cpd in inert gas, silane and nitrogen dioxide Granted FR2213586A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US30675572A 1972-11-15 1972-11-15

Publications (2)

Publication Number Publication Date
FR2213586A1 true FR2213586A1 (en) 1974-08-02
FR2213586B1 FR2213586B1 (US20020095090A1-20020718-M00002.png) 1978-11-17

Family

ID=23186689

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7340250A Granted FR2213586A1 (en) 1972-11-15 1973-11-13 Doped dielectric film deposition at low temp and press - using plasma discharge to initiate reaction of organometallic cpd in inert gas, silane and nitrogen dioxide

Country Status (5)

Country Link
JP (1) JPS4979785A (US20020095090A1-20020718-M00002.png)
CA (1) CA1014830A (US20020095090A1-20020718-M00002.png)
DE (1) DE2356926C2 (US20020095090A1-20020718-M00002.png)
FR (1) FR2213586A1 (US20020095090A1-20020718-M00002.png)
IT (1) IT994171B (US20020095090A1-20020718-M00002.png)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2587732A1 (fr) * 1985-09-26 1987-03-27 Centre Nat Rech Scient Reacteur de depot chimique en phase vapeur assiste par plasma

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7506594A (nl) * 1975-06-04 1976-12-07 Philips Nv Werkwijze voor het vervaardigen van een halfge- leiderinrichting en halfgeleiderinrichting ver- vaardigd met behulp van de werkwijze.
JPS6316972Y2 (US20020095090A1-20020718-M00002.png) * 1981-06-15 1988-05-13
JPS609890Y2 (ja) * 1981-06-15 1985-04-05 横河電機株式会社 図形入力装置
DE3446789A1 (de) * 1984-12-21 1986-07-03 SEMIKRON Gesellschaft für Gleichrichterbau u. Elektronik mbH, 8500 Nürnberg Verfahren zum herstellen von halbleiterbauelementen

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE627302A (US20020095090A1-20020718-M00002.png) * 1962-01-19
GB1006803A (en) * 1963-05-10 1965-10-06 Standard Telephones Cables Ltd Improvements in or relating to semiconductor devices
DE1514807B2 (de) * 1964-04-15 1971-09-02 Texas Instruments Inc., Dallas. Tex. (V.St.A.) Verfahren zum herstellen einer planaren halbleiteranordnung

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
NEANT *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2587732A1 (fr) * 1985-09-26 1987-03-27 Centre Nat Rech Scient Reacteur de depot chimique en phase vapeur assiste par plasma

Also Published As

Publication number Publication date
CA1014830A (en) 1977-08-02
JPS4979785A (US20020095090A1-20020718-M00002.png) 1974-08-01
IT994171B (it) 1975-10-20
FR2213586B1 (US20020095090A1-20020718-M00002.png) 1978-11-17
DE2356926A1 (de) 1974-05-16
DE2356926C2 (de) 1984-08-02

Similar Documents

Publication Publication Date Title
JPH0752718B2 (ja) 薄膜形成方法
KR970052913A (ko) 인-시튜 sacvd와 pecvd 실리콘 산화막 사이의 강한 인터페이스 형성 방법
KR880011898A (ko) 박막형성 방법과 그 장치
EP0470661A1 (en) Method of providing a silicion dioxide layer on a substrate by means of chemical reaction from the vapour phase at a low pressure (LPCVD)
JP2789587B2 (ja) 絶縁薄膜の製造方法
JPS60257526A (ja) 絶縁体層の成長方法
GB1459839A (en) Dual growth rate method of depositing epitaxial crystalline layers
EP0275267B1 (en) Process for photochemical vapor deposition of oxide layers at enhanced deposition rates
FR2213586A1 (en) Doped dielectric film deposition at low temp and press - using plasma discharge to initiate reaction of organometallic cpd in inert gas, silane and nitrogen dioxide
GB1151746A (en) A method for the Deposition of Silica Films
JPS62287513A (ja) 透明導電膜およびその製造方法
US8598706B2 (en) Method for forming interlayer dielectric film, interlayer dielectric film, semiconductor device and semiconductor manufacturing apparatus
JPS6228569B2 (US20020095090A1-20020718-M00002.png)
WO2014152826A1 (en) Deposition of films using disiloxane precursors
US3843398A (en) Catalytic process for depositing nitride films
JP2606063B2 (ja) 有機金錯体による金膜の形成方法
FR2314264A2 (fr) Procede de depot d'une couche mince et tres pure d'un materiau forme par une reaction chimique en phase gazeuse
JPS60211847A (ja) 絶縁膜の形成方法
SU1093175A1 (ru) Способ получени структур кремний-двуокись кремни -нитрид кремни
JPS6125213B2 (US20020095090A1-20020718-M00002.png)
KR0125311B1 (ko) 반도체 소자의 질화 규소막 형성방법
US7223706B2 (en) Method for forming plasma enhanced deposited, fully oxidized PSG film
JPS6240378A (ja) 窒化スズの作製方法
EP0152668A3 (en) High vacuum deposition processes employing a continuous pnictide delivery system
KR950012636A (ko) 디클로로실란과 육플루오르화 텅스텐을 사용하여 반도체 기판상에 규화 텅스텐 박막을 증착시키기 위한 방법