FI79620C - Minnessystem. - Google Patents
Minnessystem. Download PDFInfo
- Publication number
- FI79620C FI79620C FI830151A FI830151A FI79620C FI 79620 C FI79620 C FI 79620C FI 830151 A FI830151 A FI 830151A FI 830151 A FI830151 A FI 830151A FI 79620 C FI79620 C FI 79620C
- Authority
- FI
- Finland
- Prior art keywords
- state
- memory
- function
- digital
- bit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
- G06F11/1016—Error in accessing a memory location, i.e. addressing error
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Detection And Correction Of Errors (AREA)
- Debugging And Monitoring (AREA)
- Alarm Systems (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US34061182A | 1982-01-19 | 1982-01-19 | |
| US34061182 | 1982-01-19 |
Publications (4)
| Publication Number | Publication Date |
|---|---|
| FI830151A0 FI830151A0 (fi) | 1983-01-17 |
| FI830151L FI830151L (fi) | 1983-07-20 |
| FI79620B FI79620B (fi) | 1989-09-29 |
| FI79620C true FI79620C (fi) | 1990-01-10 |
Family
ID=23334167
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FI830151A FI79620C (fi) | 1982-01-19 | 1983-01-17 | Minnessystem. |
Country Status (13)
| Country | Link |
|---|---|
| EP (1) | EP0084460B1 (enExample) |
| JP (1) | JPS58171798A (enExample) |
| KR (1) | KR880000577B1 (enExample) |
| AU (1) | AU558156B2 (enExample) |
| BR (1) | BR8300237A (enExample) |
| CA (1) | CA1203027A (enExample) |
| DE (1) | DE3379002D1 (enExample) |
| DK (1) | DK163752C (enExample) |
| FI (1) | FI79620C (enExample) |
| GB (1) | GB2114335B (enExample) |
| IL (1) | IL67664A (enExample) |
| MX (1) | MX152414A (enExample) |
| NO (1) | NO166154C (enExample) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4683532A (en) * | 1984-12-03 | 1987-07-28 | Honeywell Inc. | Real-time software monitor and write protect controller |
| JPH0773115A (ja) * | 1990-02-14 | 1995-03-17 | Internatl Business Mach Corp <Ibm> | コンピュータシステムのメモリテスト方法 |
| US5357521A (en) * | 1990-02-14 | 1994-10-18 | International Business Machines Corporation | Address sensitive memory testing |
| EP0449052A3 (en) * | 1990-03-29 | 1993-02-24 | National Semiconductor Corporation | Parity test method and apparatus for a memory chip |
| US5164944A (en) * | 1990-06-08 | 1992-11-17 | Unisys Corporation | Method and apparatus for effecting multiple error correction in a computer memory |
| DE69019822T2 (de) * | 1990-06-27 | 1995-12-14 | Ibm | Verfahren und Vorrichtung zur Prüfung des Inhalts und der Adresse einer Speicheranordnung. |
| SE503316C2 (sv) * | 1994-04-19 | 1996-05-13 | Ericsson Telefon Ab L M | Förfarande för övervakning av ett minne samt kretsanordning härför |
| WO1996042053A1 (en) * | 1995-06-09 | 1996-12-27 | Hal Computer Systems, Inc. | Method and apparatus for detecting memory addressing errors |
| GB2361848A (en) * | 2000-04-25 | 2001-10-31 | Ibm | Error correction for system interconnects |
| JP2002007225A (ja) | 2000-06-22 | 2002-01-11 | Fujitsu Ltd | アドレスパリティエラー処理方法並びに情報処理装置および記憶装置 |
| US7827462B2 (en) * | 2005-03-31 | 2010-11-02 | Intel Corporation | Combined command and data code |
| ITTO20111010A1 (it) * | 2011-11-03 | 2013-05-04 | St Microelectronics Srl | Metodo di rilevazione di guasti permanenti di un decodificatore di indirizzo di un dispositivo elettronico di memoria |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5539533B2 (enExample) * | 1971-07-05 | 1980-10-13 | ||
| BE789512A (fr) * | 1971-09-30 | 1973-03-29 | Siemens Ag | Procede et installation pour le traitement des erreurs dans un systeme de traitement de donnees compose d'unites separees |
| JPS4939852A (enExample) * | 1972-08-23 | 1974-04-13 | ||
| US3833930A (en) * | 1973-01-12 | 1974-09-03 | Burroughs Corp | Input/output system for a microprogram digital computer |
| JPS522224A (en) * | 1975-06-24 | 1977-01-08 | Hitachi Ltd | Fault detection system for memory unit |
| US4035766A (en) * | 1975-08-01 | 1977-07-12 | Bolt, Beranek And Newman, Inc. | Error-checking scheme |
| US4228496A (en) * | 1976-09-07 | 1980-10-14 | Tandem Computers Incorporated | Multiprocessor system |
| DE2655653C2 (de) * | 1976-12-08 | 1982-12-16 | Siemens AG, 1000 Berlin und 8000 München | Anordnung zur Feststellung der richtigen Zuordnung von Adresse und Speicherwort in einem wortorganisierten Datenspeicher |
| JPS5620576A (en) * | 1979-07-27 | 1981-02-26 | Nippon Soda Co Ltd | Pyrimidine derivative and selective herbicide |
-
1983
- 1983-01-12 IL IL67664A patent/IL67664A/xx not_active IP Right Cessation
- 1983-01-17 FI FI830151A patent/FI79620C/fi not_active IP Right Cessation
- 1983-01-17 NO NO830127A patent/NO166154C/no unknown
- 1983-01-18 CA CA000419694A patent/CA1203027A/en not_active Expired
- 1983-01-18 BR BR8300237A patent/BR8300237A/pt not_active IP Right Cessation
- 1983-01-18 MX MX195949A patent/MX152414A/es unknown
- 1983-01-18 DK DK019283A patent/DK163752C/da not_active IP Right Cessation
- 1983-01-18 KR KR1019830000173A patent/KR880000577B1/ko not_active Expired
- 1983-01-19 JP JP58007199A patent/JPS58171798A/ja active Granted
- 1983-01-19 EP EP83300250A patent/EP0084460B1/en not_active Expired
- 1983-01-19 GB GB08301359A patent/GB2114335B/en not_active Expired
- 1983-01-19 DE DE8383300250T patent/DE3379002D1/de not_active Expired
- 1983-02-14 AU AU11381/83A patent/AU558156B2/en not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| FI830151A0 (fi) | 1983-01-17 |
| NO830127L (no) | 1983-07-20 |
| GB2114335B (en) | 1986-02-05 |
| BR8300237A (pt) | 1983-10-18 |
| EP0084460A2 (en) | 1983-07-27 |
| EP0084460A3 (en) | 1986-06-11 |
| FI830151L (fi) | 1983-07-20 |
| CA1203027A (en) | 1986-04-08 |
| NO166154B (no) | 1991-02-25 |
| DK19283A (da) | 1983-07-20 |
| AU1138183A (en) | 1984-08-23 |
| NO166154C (no) | 1991-06-05 |
| GB8301359D0 (en) | 1983-02-23 |
| DK163752B (da) | 1992-03-30 |
| KR840003496A (ko) | 1984-09-08 |
| KR880000577B1 (ko) | 1988-04-15 |
| MX152414A (es) | 1985-07-10 |
| AU558156B2 (en) | 1987-01-22 |
| JPS58171798A (ja) | 1983-10-08 |
| DK163752C (da) | 1992-08-31 |
| EP0084460B1 (en) | 1989-01-18 |
| FI79620B (fi) | 1989-09-29 |
| JPH0425580B2 (enExample) | 1992-05-01 |
| GB2114335A (en) | 1983-08-17 |
| DK19283D0 (da) | 1983-01-18 |
| DE3379002D1 (en) | 1989-02-23 |
| IL67664A (en) | 1987-01-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5136704A (en) | Redundant microprocessor control system using locks and keys | |
| US4672609A (en) | Memory system with operation error detection | |
| FI79620C (fi) | Minnessystem. | |
| US5692121A (en) | Recovery unit for mirrored processors | |
| Forin | Vital coded microprocessor principles and application for various transit systems | |
| US3573728A (en) | Memory with error correction for partial store operation | |
| US4740968A (en) | ECC circuit failure detector/quick word verifier | |
| US5457702A (en) | Check bit code circuit for simultaneous single bit error correction and burst error detection | |
| US3836957A (en) | Data storage system with deferred error detection | |
| Johnson | An introduction to the design and analysis of fault-tolerant systems | |
| KR20170135691A (ko) | 복수의 데이터 비트와 복수의 어드레스 비트로 이루어진 블록용 에러 코드 발생장치 및 방법 | |
| US3541507A (en) | Error checked selection circuit | |
| US20110154157A1 (en) | Hybrid Error Correction Code (ECC) For A Processor | |
| US4417339A (en) | Fault tolerant error correction circuit | |
| US7133883B2 (en) | General techniques for diagnosing data corruptions | |
| US4224681A (en) | Parity processing in arithmetic operations | |
| CN109726030A (zh) | 包括用于误差校正电路的响应管理器的存储器架构 | |
| JPH10320222A (ja) | エラーを検出するための方法および装置 | |
| EP0481128B1 (en) | Data processor system based on an (N, k) symbol code having symbol error correctibility and plural error mendability | |
| Levin | On-line self-checking of microprogram control units | |
| CN110489269A (zh) | 检测纠正三位错误的编码解码方法、编码解码器及处理器 | |
| JP4213814B2 (ja) | エラー訂正回路のチェック方法およびチェック機能付きエラー訂正回路 | |
| Stroud et al. | A parameterized VHDL library for on-line testing | |
| JP2006011576A (ja) | 高信頼性制御装置 | |
| Sogomonyan et al. | Concurrently self-testing embedded checkers for ultra-reliable fault-tolerant systems |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM | Patent lapsed |
Owner name: TANDEM COMPUTERS INCORPORATED |