FI20060767A - Piiri, menetelmä ja järjestely yksinkertaisen ja luotettavan hajautetun väyläarbitroinnin toteuttamiseksi - Google Patents

Piiri, menetelmä ja järjestely yksinkertaisen ja luotettavan hajautetun väyläarbitroinnin toteuttamiseksi Download PDF

Info

Publication number
FI20060767A
FI20060767A FI20060767A FI20060767A FI20060767A FI 20060767 A FI20060767 A FI 20060767A FI 20060767 A FI20060767 A FI 20060767A FI 20060767 A FI20060767 A FI 20060767A FI 20060767 A FI20060767 A FI 20060767A
Authority
FI
Finland
Prior art keywords
arrangement
circuit
bus arbitration
realizing simple
decentralized bus
Prior art date
Application number
FI20060767A
Other languages
English (en)
Swedish (sv)
Other versions
FI20060767A0 (fi
FI122301B (fi
Inventor
Tero Vallius
Original Assignee
Atomia Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atomia Oy filed Critical Atomia Oy
Priority to FI20060767A priority Critical patent/FI122301B/fi
Publication of FI20060767A0 publication Critical patent/FI20060767A0/fi
Priority to JP2009526141A priority patent/JP4824111B2/ja
Priority to PCT/FI2007/000210 priority patent/WO2008023091A1/en
Priority to US12/310,458 priority patent/US8190802B2/en
Priority to EP07823073.7A priority patent/EP2054809B1/en
Publication of FI20060767A publication Critical patent/FI20060767A/fi
Application granted granted Critical
Publication of FI122301B publication Critical patent/FI122301B/fi

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L12/407—Bus networks with decentralised control
    • H04L12/413—Bus networks with decentralised control with random access, e.g. carrier-sense multiple-access with collision detection [CSMA-CD]
    • H04L12/4135—Bus networks with decentralised control with random access, e.g. carrier-sense multiple-access with collision detection [CSMA-CD] using bit-wise arbitration
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L12/40006—Architecture of a communication node
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L12/40006—Architecture of a communication node
    • H04L12/40032—Details regarding a bus interface enhancer
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L12/407—Bus networks with decentralised control

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
FI20060767A 2006-08-25 2006-08-25 Piiri, menetelmä ja järjestely yksinkertaisen ja luotettavan hajautetun väyläarbitroinnin toteuttamiseksi FI122301B (fi)

Priority Applications (5)

Application Number Priority Date Filing Date Title
FI20060767A FI122301B (fi) 2006-08-25 2006-08-25 Piiri, menetelmä ja järjestely yksinkertaisen ja luotettavan hajautetun väyläarbitroinnin toteuttamiseksi
JP2009526141A JP4824111B2 (ja) 2006-08-25 2007-08-24 バス上で単純かつ高い信頼度の分散アービトレーションを行うための回路、方法及び装置
PCT/FI2007/000210 WO2008023091A1 (en) 2006-08-25 2007-08-24 Circuit, method and arrangement for implementing simple and reliable distributed arbitration on a bus
US12/310,458 US8190802B2 (en) 2006-08-25 2007-08-24 Circuit, method and arrangement for implementing simple and reliable distributed arbitration on a bus
EP07823073.7A EP2054809B1 (en) 2006-08-25 2007-08-24 Circuit, method and arrangement for implementing simple and reliable distributed arbitration on a bus

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI20060767 2006-08-25
FI20060767A FI122301B (fi) 2006-08-25 2006-08-25 Piiri, menetelmä ja järjestely yksinkertaisen ja luotettavan hajautetun väyläarbitroinnin toteuttamiseksi

Publications (3)

Publication Number Publication Date
FI20060767A0 FI20060767A0 (fi) 2006-08-25
FI20060767A true FI20060767A (fi) 2008-02-26
FI122301B FI122301B (fi) 2011-11-30

Family

ID=36950668

Family Applications (1)

Application Number Title Priority Date Filing Date
FI20060767A FI122301B (fi) 2006-08-25 2006-08-25 Piiri, menetelmä ja järjestely yksinkertaisen ja luotettavan hajautetun väyläarbitroinnin toteuttamiseksi

Country Status (5)

Country Link
US (1) US8190802B2 (fi)
EP (1) EP2054809B1 (fi)
JP (1) JP4824111B2 (fi)
FI (1) FI122301B (fi)
WO (1) WO2008023091A1 (fi)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7865629B1 (en) 2009-11-24 2011-01-04 Microsoft Corporation Configurable connector for system-level communication
US8719112B2 (en) 2009-11-24 2014-05-06 Microsoft Corporation Invocation of accessory-specific user experience
DE102011007437A1 (de) * 2010-11-15 2012-05-16 Continental Teves Ag & Co. Ohg Verfahren und Schaltungsanrodnung zur Datenübertragung zwischen Prozessorbausteinen
US8984194B2 (en) * 2011-01-21 2015-03-17 Numia Medical Technology Llc Multi-master bus arbitration and resource control
US8856415B2 (en) 2012-02-01 2014-10-07 National Instruments Corporation Bus arbitration for a real-time computer system
US8793697B2 (en) * 2012-02-23 2014-07-29 Qualcomm Incorporated Method and system for scheduling requests in a portable computing device
US9430421B2 (en) * 2014-03-12 2016-08-30 Arm Limited Interrupt signal arbitration
EP3729739B1 (en) * 2017-12-24 2023-08-23 Technion Research & Development Foundation Limited Message authentication based on a physical location on a bus
CN111400239A (zh) * 2020-04-15 2020-07-10 联合华芯电子有限公司 片内分布式互联总线系统及多核处理器

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3170828D1 (en) * 1980-07-08 1985-07-11 Thomson Csf Mat Tel Method and apparatus for arbitrating between a plurality of sub-systems
US5111424A (en) 1987-05-01 1992-05-05 Digital Equipment Corporation Lookahead bus arbitration system with override of conditional access grants by bus cycle extensions for multicycle data transfer
US5160922A (en) * 1990-06-29 1992-11-03 Digital Equipment Corporation System and method for dynamic avoidance of a simultaneous switching output limitation of a integrated circuit chip
DE69227996T2 (de) * 1991-07-26 1999-08-26 Tandem Computers Inc. Vorrichtung und verfahren zur vermittlung von datenblöcken
JPH05242048A (ja) * 1992-03-02 1993-09-21 Meidensha Corp マルチ・プロセッサ・システムの直列調停方法およびその装置
JPH0660018A (ja) * 1992-08-11 1994-03-04 Fujitsu Ltd バスアービトレーション方法、アービタ回路及びアービタ
US5430848A (en) 1992-08-14 1995-07-04 Loral Fairchild Corporation Distributed arbitration with programmable priorities
US5437042A (en) * 1992-10-02 1995-07-25 Compaq Computer Corporation Arrangement of DMA, interrupt and timer functions to implement symmetrical processing in a multiprocessor computer system
US5404538A (en) * 1992-10-28 1995-04-04 International Business Machines Corporation Method and apparatus for multilevel bus arbitration
JPH0793316B2 (ja) 1992-12-28 1995-10-09 日本電気株式会社 半導体装置の製造方法
US5579486A (en) * 1993-01-14 1996-11-26 Apple Computer, Inc. Communication node with a first bus configuration for arbitration and a second bus configuration for data transfer
US5455912A (en) * 1993-06-18 1995-10-03 Vtech Industries, Inc. High speed/low overhead bus arbitration apparatus and method for arbitrating a system bus
US5710891A (en) 1995-03-31 1998-01-20 Sun Microsystems, Inc. Pipelined distributed bus arbitration system
US5933648A (en) * 1996-12-20 1999-08-03 Intel Corporation Configurable arbitration device for controlling the access of components to an arbiter or the like based on a control input
US5931924A (en) * 1997-04-14 1999-08-03 International Business Machines Corporation Method and system for controlling access to a shared resource that each requestor is concurrently assigned at least two pseudo-random priority weights
KR100252752B1 (ko) * 1997-06-26 2000-04-15 김영환 다단계 제어 버스 중재장치
US6327696B1 (en) 1998-05-05 2001-12-04 Lsi Logic Corporation Method and apparatus for zero skew routing from a fixed H trunk
US6167478A (en) * 1998-10-05 2000-12-26 Infineon Technologies North America Corp. Pipelined arbitration system and method
US6587905B1 (en) * 2000-06-29 2003-07-01 International Business Machines Corporation Dynamic data bus allocation
US6993612B2 (en) * 2000-12-07 2006-01-31 Micron Technology, Inc. Arbitration method for a source strobed bus
US6948019B2 (en) * 2002-04-30 2005-09-20 Lsi Logic Corporation Apparatus for arbitrating non-queued split master devices on a data bus
JP4182801B2 (ja) * 2003-04-24 2008-11-19 日本電気株式会社 マルチプロセサシステム
US7493511B1 (en) * 2004-08-27 2009-02-17 Xilinx, Inc. Network media access controller embedded in a programmable logic device—transmit-side client interface
CN101427535A (zh) * 2006-04-24 2009-05-06 皇家飞利浦电子股份有限公司 具有消息的端到端流控制的电子设备
US20110022754A1 (en) * 2007-12-06 2011-01-27 Technion Research & Development Foundation Ltd Bus enhanced network on chip

Also Published As

Publication number Publication date
EP2054809B1 (en) 2013-05-22
US8190802B2 (en) 2012-05-29
JP4824111B2 (ja) 2011-11-30
EP2054809A4 (en) 2012-07-18
WO2008023091A1 (en) 2008-02-28
JP2010501954A (ja) 2010-01-21
FI20060767A0 (fi) 2006-08-25
FI122301B (fi) 2011-11-30
EP2054809A1 (en) 2009-05-06
US20090319709A1 (en) 2009-12-24

Similar Documents

Publication Publication Date Title
FI20060767A0 (fi) Piiri, menetelmä ja järjestely yksinkertaisen ja luotettavan hajautetun väyläarbitroinnin toteuttamiseksi
TWI348677B (en) System for increasing circuit reliability and method thereof
GB2445831B (en) Information processing system
DK2549798T3 (da) Systemniveauinformationsbehandlingsfremgangsmåde
DK2011215T3 (da) Elektriske maskiner.
EP2068605A4 (en) CIRCUIT BOARD
DE502007002763D1 (de) Schaltungsmodul
DE602007011692D1 (de) Leiterplatte
DE602007000582D1 (de) Leiterplatte
GB0602710D0 (en) Processing Comic Art
FI20075593A0 (fi) Menetelmä valmistaa komponenttiin upotettu piirilevy
GB0716300D0 (en) Data processing system
EP2187717A4 (en) CONDUCTOR PLATE, LADDER MODULE AND METHOD FOR PRODUCING A CONDUCTOR PLATE
DE602007001205D1 (de) Zweikanal Empfangsschaltkreis
DE602007005669D1 (de) Bus-steckverbinder
DE502006009152D1 (de) Leiterplatte
EP2223580A4 (en) PANELLING METHOD FOR MANUFACTURING PRINTED CIRCUIT BOARDS
EP2006773A4 (en) INTEGRATED CIRCUIT AND INTEGRATED CIRCUIT SYSTEM
DE502006001236D1 (de) Schaltung zur Kurzschluss- bzw. Überstromerkennung
NL2001706A1 (nl) Printed circuit board assembly and manufacturing method for the same.
DE502006000570D1 (de) Bussystem für integrierten Schaltkreis
TWI368469B (en) Printed circuit board and method for manufacturing the same
DE602004019854D1 (de) Fördersystem für bedruckten Gegenstand
EP2141812A4 (en) RELAY SWITCHING, INFORMATION PROCESSING DEVICE AND RELAY METHOD
DE602007004373D1 (de) Leiterplatte

Legal Events

Date Code Title Description
FG Patent granted

Ref document number: 122301

Country of ref document: FI

MM Patent lapsed