FI20060697A - Förfarande för tillverkning av ledare och halvledare - Google Patents
Förfarande för tillverkning av ledare och halvledare Download PDFInfo
- Publication number
- FI20060697A FI20060697A FI20060697A FI20060697A FI20060697A FI 20060697 A FI20060697 A FI 20060697A FI 20060697 A FI20060697 A FI 20060697A FI 20060697 A FI20060697 A FI 20060697A FI 20060697 A FI20060697 A FI 20060697A
- Authority
- FI
- Finland
- Prior art keywords
- sintering
- voltage
- layer
- substrate
- sintered
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
- H01L23/5252—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising anti-fuses, i.e. connections having their state changed from non-conductive to conductive
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Electrodes Of Semiconductors (AREA)
- Parts Printed On Printed Circuit Boards (AREA)
- Powder Metallurgy (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FI20060697A FI121562B (sv) | 2006-07-21 | 2006-07-21 | Förfarande för tillverkning av ledare och halvledare |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FI20060697 | 2006-07-21 | ||
FI20060697A FI121562B (sv) | 2006-07-21 | 2006-07-21 | Förfarande för tillverkning av ledare och halvledare |
Publications (3)
Publication Number | Publication Date |
---|---|
FI20060697A0 FI20060697A0 (sv) | 2006-07-21 |
FI20060697A true FI20060697A (sv) | 2008-01-22 |
FI121562B FI121562B (sv) | 2010-12-31 |
Family
ID=36758304
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FI20060697A FI121562B (sv) | 2006-07-21 | 2006-07-21 | Förfarande för tillverkning av ledare och halvledare |
Country Status (1)
Country | Link |
---|---|
FI (1) | FI121562B (sv) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2001272A2 (en) | 2007-06-08 | 2008-12-10 | Valtion Teknillinen Tutkimuskeskus | Method and apparatus related to nanoparticle systems |
EP2001273A2 (en) | 2007-06-08 | 2008-12-10 | Valtion Teknillinen Tutkimuskeskus | Method for producing conductor structures and applications thereof |
EP2001053A2 (en) | 2007-06-08 | 2008-12-10 | Valtion Teknillinen Tutkimuskeskus | Electronics module, method for the manufacture thereof and applications |
-
2006
- 2006-07-21 FI FI20060697A patent/FI121562B/sv not_active IP Right Cessation
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2001272A2 (en) | 2007-06-08 | 2008-12-10 | Valtion Teknillinen Tutkimuskeskus | Method and apparatus related to nanoparticle systems |
EP2001273A2 (en) | 2007-06-08 | 2008-12-10 | Valtion Teknillinen Tutkimuskeskus | Method for producing conductor structures and applications thereof |
EP2001053A2 (en) | 2007-06-08 | 2008-12-10 | Valtion Teknillinen Tutkimuskeskus | Electronics module, method for the manufacture thereof and applications |
EP2001272A3 (en) * | 2007-06-08 | 2010-02-24 | Valtion Teknillinen Tutkimuskeskus | Method and apparatus related to nanoparticle systems |
EP2001273A3 (en) * | 2007-06-08 | 2010-02-24 | Valtion Teknillinen Tutkimuskeskus | Method for producing conductor structures and applications thereof |
US7759160B2 (en) | 2007-06-08 | 2010-07-20 | Valtion Teknillinen Tutkimuskeskus | Method for producing conductor structures and applications thereof |
US7915097B2 (en) | 2007-06-08 | 2011-03-29 | Valtion Teknillinen Tutkimuskeskus | Electronic module with conductivity transformation region, method of manufacture and applications thereof |
US8916089B2 (en) | 2007-06-08 | 2014-12-23 | Valtion Teknillinen Tutkimuskeskus | Method and apparatus related to nanoparticle systems |
Also Published As
Publication number | Publication date |
---|---|
FI121562B (sv) | 2010-12-31 |
FI20060697A0 (sv) | 2006-07-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9011762B2 (en) | Method for manufacturing conductors and semiconductors | |
JP2009544838A5 (sv) | ||
JP5238696B2 (ja) | プリント及びプリント製品用の方法及びその装置 | |
EP2001272B1 (en) | Method related to nanoparticle systems | |
RU2478264C2 (ru) | Способ и устройство для создания проводящего рисунка на плоской изолирующей подложке, плоская изолирующая подложка и чипсет | |
US20090191358A1 (en) | Method for Generation of Metal Surface Structures and Apparatus Therefor | |
Bellacicca et al. | Embedding electronics in 3D printed structures by combining fused filament fabrication and supersonic cluster beam deposition | |
JP3234457U (ja) | 基板上に電気的に導電性のパターンを生成するための方法および装置 | |
WO2007109594A2 (en) | Articles and methods including patterned substrates formed from densified, adhered metal powders | |
EP3064045B1 (en) | Methods of transferring electrically conductive materials | |
KR20120096506A (ko) | 증착된 입자들에 관련된 방법 및 제품들 | |
FI121562B (sv) | Förfarande för tillverkning av ledare och halvledare | |
FI112287B (sv) | Förfarande för framställning av produktsensor och produktsensor | |
EP2374336A1 (en) | Method for generation of electrically conducting surface structures, apparatus therefor and use | |
US7759160B2 (en) | Method for producing conductor structures and applications thereof | |
JP2006024551A (ja) | 異方導電フィルムの製造方法 | |
JP6074453B2 (ja) | 絶縁性平面基板上に導電性パターンを形成する装置、方法、絶縁性平面基板、及びそのチップセット | |
CN104228324B (zh) | 在基底上形成导电图案的设备、方法、绝缘基底和芯片组 | |
JP2010028015A (ja) | 部品実装基板の製造方法 | |
JP2014027323A (ja) | 絶縁性平面基板上に導電性パターンを形成する装置、方法、絶縁性平面基板、及びそのチップセット |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM | Patent lapsed |