FI20000292A0 - Testarrangemang och testförfarande - Google Patents

Testarrangemang och testförfarande

Info

Publication number
FI20000292A0
FI20000292A0 FI20000292A FI20000292A FI20000292A0 FI 20000292 A0 FI20000292 A0 FI 20000292A0 FI 20000292 A FI20000292 A FI 20000292A FI 20000292 A FI20000292 A FI 20000292A FI 20000292 A0 FI20000292 A0 FI 20000292A0
Authority
FI
Finland
Prior art keywords
test
arrangement
test method
test arrangement
Prior art date
Application number
FI20000292A
Other languages
English (en)
Finnish (fi)
Other versions
FI110034B (sv
FI20000292A (sv
Inventor
Pekka Kaukko
Original Assignee
Elektrobit Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Elektrobit Oy filed Critical Elektrobit Oy
Priority to FI20000292A priority Critical patent/FI110034B/sv
Publication of FI20000292A0 publication Critical patent/FI20000292A0/sv
Priority to PCT/FI2001/000125 priority patent/WO2001059466A1/en
Priority to EP01907597A priority patent/EP1272859A1/en
Priority to US10/203,183 priority patent/US20030067314A1/en
Publication of FI20000292A publication Critical patent/FI20000292A/sv
Application granted granted Critical
Publication of FI110034B publication Critical patent/FI110034B/sv

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2853—Electrical testing of internal connections or -isolation, e.g. latch-up or chip-to-lead connections
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318555—Control logic

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Tests Of Electronic Circuits (AREA)
FI20000292A 2000-02-11 2000-02-11 Testarrangemang och testförfarande FI110034B (sv)

Priority Applications (4)

Application Number Priority Date Filing Date Title
FI20000292A FI110034B (sv) 2000-02-11 2000-02-11 Testarrangemang och testförfarande
PCT/FI2001/000125 WO2001059466A1 (en) 2000-02-11 2001-02-12 Testing arrangement and testing method
EP01907597A EP1272859A1 (en) 2000-02-11 2001-02-12 Testing arrangement and testing method
US10/203,183 US20030067314A1 (en) 2000-02-11 2001-02-12 Testing arrangement and testing method

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI20000292 2000-02-11
FI20000292A FI110034B (sv) 2000-02-11 2000-02-11 Testarrangemang och testförfarande

Publications (3)

Publication Number Publication Date
FI20000292A0 true FI20000292A0 (sv) 2000-02-11
FI20000292A FI20000292A (sv) 2001-08-12
FI110034B FI110034B (sv) 2002-11-15

Family

ID=8557451

Family Applications (1)

Application Number Title Priority Date Filing Date
FI20000292A FI110034B (sv) 2000-02-11 2000-02-11 Testarrangemang och testförfarande

Country Status (4)

Country Link
US (1) US20030067314A1 (sv)
EP (1) EP1272859A1 (sv)
FI (1) FI110034B (sv)
WO (1) WO2001059466A1 (sv)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7149514B1 (en) * 1997-07-30 2006-12-12 Bellsouth Intellectual Property Corp. Cellular docking station
US8554187B2 (en) * 2002-07-15 2013-10-08 At&T Intellectual Property I, L.P. Apparatus and method for routing communications between networks and devices
US8526466B2 (en) * 2002-07-15 2013-09-03 At&T Intellectual Property I, L.P. Apparatus and method for prioritizing communications between devices
US8416804B2 (en) 2002-07-15 2013-04-09 At&T Intellectual Property I, L.P. Apparatus and method for providing a user interface for facilitating communications between devices
US8543098B2 (en) 2002-07-15 2013-09-24 At&T Intellectual Property I, L.P. Apparatus and method for securely providing communications between devices and networks
US8380879B2 (en) 2002-07-15 2013-02-19 At&T Intellectual Property I, L.P. Interface devices for facilitating communications between devices and communications networks
US8533070B2 (en) 2002-07-15 2013-09-10 At&T Intellectual Property I, L.P. Apparatus and method for aggregating and accessing data according to user information
DE10252326A1 (de) * 2002-11-11 2004-05-27 Infineon Technologies Ag Elektronisches Element mit einem zu testenden elektronischen Schaltkreis und Testsystem-Anordnung zum Testen des elektronischen Elements
DE10335809B4 (de) * 2003-08-05 2010-07-01 Infineon Technologies Ag Integrierte Schaltung mit einem zu testenden elektronischen Schaltkreis und Testsystem-Anordnung zum Testen der integrierten Schaltung
WO2009122315A1 (en) * 2008-03-31 2009-10-08 Nxp B.V. Integrated circuit with test arrangement, integrated circuit arrangement and text method
US8558553B2 (en) * 2008-12-16 2013-10-15 Infineon Technologies Austria Ag Methods and apparatus for selecting settings for circuits
US8664921B2 (en) * 2011-08-04 2014-03-04 Tektronix, Inc. Means of providing variable reactive load capability on an electronic load
CN111679650B (zh) * 2020-06-08 2021-06-18 中车洛阳机车有限公司 一种试验lkj2000型列车运行监控记录装置性能的简易方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FI100829B (sv) * 1991-10-08 1998-02-27 Matti Weissenfelt Test metod och test apparat
US5285152A (en) * 1992-03-23 1994-02-08 Ministar Peripherals International Limited Apparatus and methods for testing circuit board interconnect integrity
GB2268277B (en) * 1992-06-17 1995-11-08 Siemens Plessey Electronic Improvements in or relating to electronic circuit test apparatus
GB2278689B (en) * 1993-06-02 1997-03-19 Ford Motor Co Method and apparatus for testing integrated circuits
US5887001A (en) * 1995-12-13 1999-03-23 Bull Hn Information Systems Inc. Boundary scan architecture analog extension with direct connections
US6199182B1 (en) * 1997-03-27 2001-03-06 Texas Instruments Incorporated Probeless testing of pad buffers on wafer

Also Published As

Publication number Publication date
US20030067314A1 (en) 2003-04-10
EP1272859A1 (en) 2003-01-08
FI110034B (sv) 2002-11-15
FI20000292A (sv) 2001-08-12
WO2001059466A8 (en) 2001-10-11
WO2001059466A1 (en) 2001-08-16

Similar Documents

Publication Publication Date Title
FI20001562A (sv) Antennakretsanordning och testförfarande
DK1307744T3 (da) Analyseapparat
DE69929895D1 (de) Prüfvorrichtung
FI20000819A (sv) F÷rfarande i mottagare och en mottagare
DK1339292T3 (da) Sammensætning og fremgangsmåde
NO20004439D0 (no) FremgangsmÕte og anordning for brønntesting
FI20002844A0 (sv) Mätningsförfarande och mottagare
DE60108043D1 (de) Zerstörungsfreies Inspektionsverfahren
FI20001715A0 (sv) Anordning och förfaranden vid reglar
FI20000292A0 (sv) Testarrangemang och testförfarande
FI20000312A0 (sv) Interleavingförfarande och -system
DE59914895D1 (de) Messverfahren und -vorrichtung
ID28840A (id) Pengujian
FI20000794A0 (sv) Förfarande och anläggning för framställning av polyanilin
FI981029A0 (sv) Förfarande och arrangemang för testning
FI20001557A0 (sv) Förfarande och arrangemang för frekvensinställning
DE60030066D1 (de) Prüfgerät
DE60123315D1 (de) Analysegerät
DE60018655D1 (de) Prüfvorrichtung
FI20001913A0 (sv) Förfarande och arrangemang för att minska störning
FI20011720A0 (sv) Förfarande och arrangemang i samband med en mätanordning
FI20000579A0 (sv) Förfarande och arrangemang för att fästa konstruktionselement
FI990554A (sv) Anordning och arrangemang för övervakning med monitor
FI20001831A (sv) Förfarande och anläggning för att mäta effekt i ett växelströmsystem
ITMO20000255A0 (it) Apparato e metodo

Legal Events

Date Code Title Description
PC Transfer of assignment of patent

Owner name: ELEKTROBIT TESTING OY

Free format text: ELEKTROBIT TESTING OY

PC Transfer of assignment of patent

Owner name: ELEKTROBIT SYSTEM TEST OY

Free format text: ELEKTROBIT SYSTEM TEST OY

MM Patent lapsed