FI112131B - Menetelmä ja piirijärjestely signaalin erojännitteen pienentämiseksi - Google Patents

Menetelmä ja piirijärjestely signaalin erojännitteen pienentämiseksi Download PDF

Info

Publication number
FI112131B
FI112131B FI960578A FI960578A FI112131B FI 112131 B FI112131 B FI 112131B FI 960578 A FI960578 A FI 960578A FI 960578 A FI960578 A FI 960578A FI 112131 B FI112131 B FI 112131B
Authority
FI
Finland
Prior art keywords
signal
voltage
circuit arrangement
output
arrangement according
Prior art date
Application number
FI960578A
Other languages
English (en)
Finnish (fi)
Swedish (sv)
Other versions
FI960578A0 (fi
FI960578A (fi
Inventor
Risto Vaeisaenen
Original Assignee
Nokia Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Corp filed Critical Nokia Corp
Publication of FI960578A0 publication Critical patent/FI960578A0/fi
Priority to FI960578A priority Critical patent/FI112131B/fi
Priority to EP97902386A priority patent/EP0875096B1/en
Priority to PCT/FI1997/000072 priority patent/WO1997029551A1/en
Priority to DE69733000T priority patent/DE69733000T2/de
Priority to US09/117,751 priority patent/US6144243A/en
Priority to CNB971936064A priority patent/CN1175583C/zh
Priority to JP52819497A priority patent/JP3866290B2/ja
Priority to AU16047/97A priority patent/AU1604797A/en
Publication of FI960578A publication Critical patent/FI960578A/fi
Application granted granted Critical
Publication of FI112131B publication Critical patent/FI112131B/fi

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/30—Modifications of amplifiers to reduce influence of variations of temperature or supply voltage or other physical parameters
    • H03F1/303—Modifications of amplifiers to reduce influence of variations of temperature or supply voltage or other physical parameters using a switching device
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/06—Receivers
    • H04B1/16—Circuits
    • H04B1/30—Circuits for homodyne or synchrodyne receivers

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)
  • Circuits Of Receivers In General (AREA)
  • Transceivers (AREA)
FI960578A 1996-02-08 1996-02-08 Menetelmä ja piirijärjestely signaalin erojännitteen pienentämiseksi FI112131B (fi)

Priority Applications (8)

Application Number Priority Date Filing Date Title
FI960578A FI112131B (fi) 1996-02-08 1996-02-08 Menetelmä ja piirijärjestely signaalin erojännitteen pienentämiseksi
US09/117,751 US6144243A (en) 1996-02-08 1997-02-06 Method and circuit arrangement for reducing offset voltage of a signal
PCT/FI1997/000072 WO1997029551A1 (en) 1996-02-08 1997-02-06 Method and circuit arrangement for reducing offset voltage of a signal
DE69733000T DE69733000T2 (de) 1996-02-08 1997-02-06 Verfahren und schaltung zur reduktion von offsetspannung eines signals
EP97902386A EP0875096B1 (en) 1996-02-08 1997-02-06 Method and circuit arrangement for reducing offset voltage of a signal
CNB971936064A CN1175583C (zh) 1996-02-08 1997-02-06 减小信号偏移电压的方法和电路配置
JP52819497A JP3866290B2 (ja) 1996-02-08 1997-02-06 信号のオフセット電圧を低減させる方法および回路装置
AU16047/97A AU1604797A (en) 1996-02-08 1997-02-06 Method and circuit arrangement for reducing offset voltage of a signal

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI960578A FI112131B (fi) 1996-02-08 1996-02-08 Menetelmä ja piirijärjestely signaalin erojännitteen pienentämiseksi
FI960578 1996-02-08

Publications (3)

Publication Number Publication Date
FI960578A0 FI960578A0 (fi) 1996-02-08
FI960578A FI960578A (fi) 1997-08-09
FI112131B true FI112131B (fi) 2003-10-31

Family

ID=8545363

Family Applications (1)

Application Number Title Priority Date Filing Date
FI960578A FI112131B (fi) 1996-02-08 1996-02-08 Menetelmä ja piirijärjestely signaalin erojännitteen pienentämiseksi

Country Status (8)

Country Link
US (1) US6144243A (ja)
EP (1) EP0875096B1 (ja)
JP (1) JP3866290B2 (ja)
CN (1) CN1175583C (ja)
AU (1) AU1604797A (ja)
DE (1) DE69733000T2 (ja)
FI (1) FI112131B (ja)
WO (1) WO1997029551A1 (ja)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2366460A (en) * 2000-08-24 2002-03-06 Nokia Mobile Phones Ltd DC compensation for a direct conversion radio receiver
GB2371931B (en) * 2001-02-06 2004-10-20 Nokia Mobile Phones Ltd Processing received signals
DE10131676A1 (de) * 2001-06-29 2003-01-16 Infineon Technologies Ag Empfängeranordnung mit Wechselstrom-Kopplung
KR100403814B1 (ko) * 2001-08-13 2003-10-30 삼성전자주식회사 멀티칩 모듈을 이용하여 디.씨 옵셋을 감소시킨 다이렉트컨버젼 수신기
US6784751B2 (en) 2001-09-18 2004-08-31 Nokia Corporation Method and apparatus providing resampling function in a modulus prescaler of a frequency source
DE60111056T2 (de) * 2001-10-26 2006-05-04 Stmicroelectronics N.V. Direktmischempfänger für einem Kommunikationssystem mit nicht konstanter Hüllkurve
GB0130849D0 (en) * 2001-12-22 2002-02-06 Weatherford Lamb Bore liner
JP3805258B2 (ja) 2002-01-29 2006-08-02 松下電器産業株式会社 ダイレクトコンバージョン受信機
US6759881B2 (en) 2002-03-22 2004-07-06 Rambus Inc. System with phase jumping locked loop circuit
US6952123B2 (en) * 2002-03-22 2005-10-04 Rambus Inc. System with dual rail regulated locked loop
US7139542B2 (en) * 2003-03-03 2006-11-21 Nokia Corporation Method and apparatus for compensating DC level in an adaptive radio receiver
GB2402008B (en) * 2003-04-30 2006-09-06 Synad Technologies Ltd Method and apparatus for DC offset control
DE102004009038B4 (de) * 2004-02-23 2005-12-29 Zentrum Mikroelektronik Dresden Ag Verfahren und Anordnung zur Reduktion eines dynamischen Offsets bei der Verarbeitung unsymmetrischer Signalfolgen
JP4468359B2 (ja) * 2004-03-08 2010-05-26 パナソニック株式会社 受信回路と、それを用いた受信装置および送受信装置
US8036622B2 (en) * 2005-09-28 2011-10-11 Qualcomm, Incorporated DC offset cancellation circuit for a receiver
GB0803710D0 (en) * 2008-02-28 2008-04-09 Nokia Corp DC compensation
CN105893992A (zh) * 2016-05-31 2016-08-24 京东方科技集团股份有限公司 指纹识别结构和方法、显示装置
CN111970585B (zh) * 2020-07-08 2022-07-15 武汉光迅科技股份有限公司 一种信号解调方法、装置、计算机存储介质及设备

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4514685A (en) * 1981-07-27 1985-04-30 Electric Power Research Institute, Inc. Integrating circuit for use with Hall effect sensors having offset compensation means
GB2175473A (en) * 1985-05-17 1986-11-26 Philips Electronic Associated D.c. block capacitor circuit
JPS62180603A (ja) * 1986-02-03 1987-08-07 Nec Corp Ｓｃｆ用オフセツト補償回路
US4829594A (en) * 1986-09-23 1989-05-09 Motorola, Inc. Adaptive correction of DC error transients
GB2210744B (en) * 1987-10-05 1992-01-29 Marconi Instruments Ltd Offset voltage nulling circuit
US5212826A (en) * 1990-12-20 1993-05-18 Motorola, Inc. Apparatus and method of dc offset correction for a receiver
US5289059A (en) * 1992-06-05 1994-02-22 Nokia Mobile Phones, Ltd. Switched capacitor decimator
EP0594894B1 (en) * 1992-10-28 1999-03-31 Alcatel DC offset correction for direct-conversion TDMA receiver
US5748681A (en) * 1995-10-27 1998-05-05 Lucent Technologies Inc Offset correction for a homodyne radio
DE19628257C1 (de) * 1996-07-12 1997-12-11 Siemens Ag Schaltungsanordnung zur Offset-Kompensation

Also Published As

Publication number Publication date
FI960578A0 (fi) 1996-02-08
EP0875096B1 (en) 2005-04-13
EP0875096A1 (en) 1998-11-04
JP3866290B2 (ja) 2007-01-10
WO1997029551A1 (en) 1997-08-14
CN1215511A (zh) 1999-04-28
DE69733000T2 (de) 2006-03-02
US6144243A (en) 2000-11-07
AU1604797A (en) 1997-08-28
JP2000504187A (ja) 2000-04-04
FI960578A (fi) 1997-08-09
DE69733000D1 (de) 2005-05-19
CN1175583C (zh) 2004-11-10

Similar Documents

Publication Publication Date Title
FI112131B (fi) Menetelmä ja piirijärjestely signaalin erojännitteen pienentämiseksi
EP0948128B1 (en) DC offset cancellation in a quadrature receiver
US5613233A (en) Apparatus with distortion cancelling feedback signal
US6393070B1 (en) Digital communication device and a mixer
US6560449B1 (en) Image-rejection I/Q demodulators
EP0877476B1 (en) Down conversion mixer
US5507036A (en) Apparatus with distortion cancelling feed forward signal
US5867777A (en) Variable-gain amplifier circuit, offset control method in variable-gain amplifier circuit, radio receiver with variable-gain amplifier circuit, and radio receiving method in radio receiver with variable-gain amplifier
US6753727B2 (en) Sequential DC offset correction for amplifier chain
KR100297243B1 (ko) 믹서회로를위한보정회로,보정회로를이용한더블슈퍼헤테로다인수신기,보정회로를이용한주파수스펙트럼변환회로
EP0977351A1 (en) Method and apparatus for radio communication
KR19980074077A (ko) 집적 수신기
EP1478097B1 (en) Direct conversion receiver comprising DC offset reducing system and transmitter
JPH08242262A (ja) Ｄｃオフセット補正回路
WO2000074252A1 (en) Method and apparatus for receiving a signal
JP2003509909A (ja) 角度変調ｒｆ信号に対する位相補間受信機
US7787853B2 (en) Method and device for the reduction of the DC component of a signal transposed into baseband, in particular in a receiver of the direct conversion type
FI106328B (fi) Menetelmä ja piirijärjestely vastaanotetun signaalin käsittelemiseksi
US6771945B1 (en) Dynamic DC balancing of a direct conversion receiver and method
JP3216597B2 (ja) ダイレクトコンバージョン受信装置
US7043206B2 (en) Fully integrated offset compensation feedback circuit
CN212392875U (zh) 一种带直流失调校正的直接变频接收机装置
EP1330023B1 (en) Direct conversion receiver architecture
KR20050073586A (ko) 무선 수신기 및 ａｍ 억제와 ｄｃ-오프셋 제거를 위한 방법
JPH088775A (ja) 無線機

Legal Events

Date Code Title Description
MA Patent expired