ES8305516A1 - "una instalacion de ordenador". - Google Patents

"una instalacion de ordenador".

Info

Publication number
ES8305516A1
ES8305516A1 ES513068A ES513068A ES8305516A1 ES 8305516 A1 ES8305516 A1 ES 8305516A1 ES 513068 A ES513068 A ES 513068A ES 513068 A ES513068 A ES 513068A ES 8305516 A1 ES8305516 A1 ES 8305516A1
Authority
ES
Spain
Prior art keywords
tag
access
storage unit
main storage
access means
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES513068A
Other languages
English (en)
Other versions
ES513068A0 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP56091698A external-priority patent/JPS6055859B2/ja
Priority claimed from JP56095679A external-priority patent/JPS57209525A/ja
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of ES513068A0 publication Critical patent/ES513068A0/es
Publication of ES8305516A1 publication Critical patent/ES8305516A1/es
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0817—Cache consistency protocols using directory methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)

Abstract

SISTEMA DE ORDENADOR O COMPUTADOR CON MEMORIA JERARQUICA, EN PARTICULAR, SISTEMA PARA CONTROLAR EL ACCESO A UNA MEMORIA INTERMEDIA DE CANAL EN UN SISTEMA DE COMPUTADOR. CONSTA DE UNA PLURALIDAD DE CANALES; DE UNA UNIDAD CENTRAL DE TRATAMIENTO; DE UNA UNIDAD DE MEMORIA PRINCIPAL; DE UNA UNIDAD DE CONTROL DE MEMORIA CONECTADA A DICHOS CANALES, A DICHA UNIDAD CENTRAL DE TRATAMIENTO Y A DICHA UNIDAD DE MEMORIA PRINCIPAL PARA CONTROLAR LA TRANSMISION DE DATOS ENTRE DICHOS CANALES, DICHA UNIDAD CENTRAL DE TRATAMIENTO Y DICHA UNIDAD DE MEMORIA PRINCIPAL; DE UNA MEMORIA INTERMEDIA DE CANAL; DE UNA PORCION DE ETIQUETA DIVIDIDA EN UNA PLURALIDAD DE CONJUNTOS DE BLOQUES DE LINEAS DE ETIQUETAS; DE MEDIOS DE ACCESO A LOS BLOQUES DE ETIQUETA; Y DE MEDIOS DE COMPARADOR.
ES513068A 1981-06-15 1982-06-14 "una instalacion de ordenador". Expired ES8305516A1 (es)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP56091698A JPS6055859B2 (ja) 1981-06-15 1981-06-15 チャネル・バッファ制御方式
JP56095679A JPS57209525A (en) 1981-06-19 1981-06-19 Access controlling system for channel buffer

Publications (2)

Publication Number Publication Date
ES513068A0 ES513068A0 (es) 1983-04-01
ES8305516A1 true ES8305516A1 (es) 1983-04-01

Family

ID=26433140

Family Applications (1)

Application Number Title Priority Date Filing Date
ES513068A Expired ES8305516A1 (es) 1981-06-15 1982-06-14 "una instalacion de ordenador".

Country Status (8)

Country Link
US (1) US4453216A (es)
EP (1) EP0067657B1 (es)
KR (1) KR880000361B1 (es)
AU (1) AU535717B2 (es)
BR (1) BR8203488A (es)
CA (1) CA1187198A (es)
DE (1) DE3278336D1 (es)
ES (1) ES8305516A1 (es)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4525777A (en) * 1981-08-03 1985-06-25 Honeywell Information Systems Inc. Split-cycle cache system with SCU controlled cache clearing during cache store access period
JPS593774A (ja) * 1982-06-30 1984-01-10 Fujitsu Ltd アクセス処理方式
JPS59188879A (ja) * 1982-12-17 1984-10-26 シンボリツクス・インコ−ポレ−テツド デ−タプロセツサ
JPS59213084A (ja) * 1983-05-16 1984-12-01 Fujitsu Ltd バッファ記憶装置のアクセス制御方式
AU575351B2 (en) * 1983-11-07 1988-07-28 Digital Equipment Corporation Data processing system
CA1221464A (en) * 1983-12-26 1987-05-05 Hidehiko Nishida Data processor system having improved data throughput of multiprocessor system
US4757440A (en) * 1984-04-02 1988-07-12 Unisys Corporation Pipelined data stack with access through-checking
JPH0616272B2 (ja) * 1984-06-27 1994-03-02 株式会社日立製作所 メモリアクセス制御方式
US4852127A (en) * 1985-03-22 1989-07-25 American Telephone And Telegraph Company, At&T Bell Laboratories Universal protocol data receiver
US4821185A (en) * 1986-05-19 1989-04-11 American Telephone And Telegraph Company I/O interface system using plural buffers sized smaller than non-overlapping contiguous computer memory portions dedicated to each buffer
US5032985A (en) * 1988-07-21 1991-07-16 International Business Machines Corporation Multiprocessor system with memory fetch buffer invoked during cross-interrogation
JPH02151926A (ja) * 1988-12-02 1990-06-11 Fujitsu Ltd 端末装置切替方式
US5287482A (en) * 1989-01-13 1994-02-15 International Business Machines Corporation Input/output cache
JPH0666056B2 (ja) * 1989-10-12 1994-08-24 甲府日本電気株式会社 情報処理システム
US5481707A (en) * 1991-05-19 1996-01-02 Unisys Corporation Dedicated processor for task I/O and memory management
EP0551789A1 (en) * 1992-01-17 1993-07-21 International Business Machines Corporation Apparatus for recovering lost buffers in a data processing system
US5455942A (en) * 1992-10-01 1995-10-03 International Business Machines Corporation Partial page write detection for a shared cache using a bit pattern written at the beginning and end of each page
GB2297398B (en) * 1995-01-17 1999-11-24 Advanced Risc Mach Ltd Accessing cache memories
US5860149A (en) * 1995-06-07 1999-01-12 Emulex Corporation Memory buffer system using a single pointer to reference multiple associated data
US6167486A (en) 1996-11-18 2000-12-26 Nec Electronics, Inc. Parallel access virtual channel memory system with cacheable channels
KR100479623B1 (ko) * 1997-04-15 2005-07-07 엘지전자 주식회사 캐시태그메모리및그구동시스템
US6708254B2 (en) 1999-11-10 2004-03-16 Nec Electronics America, Inc. Parallel access virtual channel memory system

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3670309A (en) * 1969-12-23 1972-06-13 Ibm Storage control system
US3670307A (en) * 1969-12-23 1972-06-13 Ibm Interstorage transfer mechanism
GB1354827A (en) * 1971-08-25 1974-06-05 Ibm Data processing systems
US3967247A (en) * 1974-11-11 1976-06-29 Sperry Rand Corporation Storage interface unit
US4075686A (en) * 1976-12-30 1978-02-21 Honeywell Information Systems Inc. Input/output cache system including bypass capability
US4157586A (en) * 1977-05-05 1979-06-05 International Business Machines Corporation Technique for performing partial stores in store-thru memory configuration
US4142234A (en) * 1977-11-28 1979-02-27 International Business Machines Corporation Bias filter memory for filtering out unnecessary interrogations of cache directories in a multiprocessor system
JPS5849945B2 (ja) * 1977-12-29 1983-11-08 富士通株式会社 バツフア合せ方式
US4168541A (en) * 1978-09-25 1979-09-18 Sperry Rand Corporation Paired least recently used block replacement system
CA1123964A (en) * 1978-10-26 1982-05-18 Anthony J. Capozzi Integrated multilevel storage hierarchy for a data processing system
US4298929A (en) * 1979-01-26 1981-11-03 International Business Machines Corporation Integrated multilevel storage hierarchy for a data processing system with improved channel to memory write capability

Also Published As

Publication number Publication date
AU8478282A (en) 1983-01-13
BR8203488A (pt) 1983-06-07
KR880000361B1 (ko) 1988-03-20
KR840000835A (ko) 1984-02-27
EP0067657B1 (en) 1988-04-13
EP0067657A2 (en) 1982-12-22
ES513068A0 (es) 1983-04-01
CA1187198A (en) 1985-05-14
DE3278336D1 (en) 1988-05-19
AU535717B2 (en) 1984-04-05
EP0067657A3 (en) 1984-10-24
US4453216A (en) 1984-06-05

Similar Documents

Publication Publication Date Title
ES8305516A1 (es) "una instalacion de ordenador".
CA2097540A1 (en) Accessing Remote Data Objects in a Distributed Memory Environment
WO1996006390A3 (en) A two-way set-associative cache memory
KR890003688B1 (en) Buffer-storage control system
ES8609770A1 (es) Una instalacion de control de acceso a memoria,de aplicaciona ordenadores
EP0251056A3 (en) Cache tag lookaside
TW325567B (en) A memory system with multiplexed input-output port and memory mapping capability and systems and methods using the same
JPS6235702B2 (es)
EP0121072A3 (en) Method for accessing a data set in a word processing system
EP0061324A3 (en) Computer memory management
DE69930307D1 (de) Datenspeichersystem
EP0387871A3 (en) Extended memory address control system
TW371333B (en) CAM accelerated buffer management
EP0365117A3 (en) Data-processing apparatus including a cache memory
CA2221797A1 (en) Linked caches for context data search
ES8609771A1 (es) Un circuito de control de etiquetas en un aparato de controlde acceso a memoria
SE8305290L (sv) Minneshanteringsenhet for datorer
KR880011663A (ko) 메모리 관리장치와 이 장치에서 사용하기 위한 방법 및 이 장치를 가지고 있는 시스템
ATE180916T1 (de) Schaltungen, systeme und verfahren zur verbesserung des seitenzugriffs und der blockübertragungen in einem speichersystem
AU9755798A (en) Method and apparatus for controlling shared memory access
JPS558628A (en) Data processing system
KR920001532A (ko) 이중포트메모리장치
JPH0574861B2 (es)
GB1529530A (en) Associative read/write memory
JPS5733472A (en) Memory access control system

Legal Events

Date Code Title Description
FD1A Patent lapsed

Effective date: 19970401