ES465443A1 - Perfeccionamientos en las sumadores binarias y decimales de alta velocidad. - Google Patents

Perfeccionamientos en las sumadores binarias y decimales de alta velocidad.

Info

Publication number
ES465443A1
ES465443A1 ES465443A ES465443A ES465443A1 ES 465443 A1 ES465443 A1 ES 465443A1 ES 465443 A ES465443 A ES 465443A ES 465443 A ES465443 A ES 465443A ES 465443 A1 ES465443 A1 ES 465443A1
Authority
ES
Spain
Prior art keywords
binary
adder
coded decimal
high speed
binary coded
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES465443A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of ES465443A1 publication Critical patent/ES465443A1/es
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/491—Computations with decimal numbers radix 12 or 20.
    • G06F7/492—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination
    • G06F7/493—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination the representation being the natural binary coded representation, i.e. 8421-code
    • G06F7/494—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • G06F7/508—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages using carry look-ahead circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/492—Indexing scheme relating to groups G06F7/492 - G06F7/496
    • G06F2207/4924—Digit-parallel adding or subtracting

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)

Abstract

Perfeccionamientos en las sumadoras binarias y decimales de alta velocidadteniendo una pluralidad de sumadoras parciales y un circuito de espera de transporte de avancecaracterizados porque las sumadoras parciales están provistas cada una de un guarismo y un sumando de una unidad dada de bit y un transporte; porque el circuito de espera de transporte de avance está provisto de por lo menos una señal de grupo de generación y una señal de grupo de propagación desde cada una de las sumadoras parciales.
ES465443A 1976-12-30 1977-12-26 Perfeccionamientos en las sumadores binarias y decimales de alta velocidad. Expired ES465443A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15921076A JPS5384647A (en) 1976-12-30 1976-12-30 High-speed adder for binary and decimal

Publications (1)

Publication Number Publication Date
ES465443A1 true ES465443A1 (es) 1978-09-16

Family

ID=15688718

Family Applications (1)

Application Number Title Priority Date Filing Date
ES465443A Expired ES465443A1 (es) 1976-12-30 1977-12-26 Perfeccionamientos en las sumadores binarias y decimales de alta velocidad.

Country Status (5)

Country Link
US (1) US4138731A (es)
JP (1) JPS5384647A (es)
CA (1) CA1101124A (es)
DE (1) DE2758130C2 (es)
ES (1) ES465443A1 (es)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4118786A (en) * 1977-01-10 1978-10-03 International Business Machines Corporation Integrated binary-BCD look-ahead adder
US4263660A (en) * 1979-06-20 1981-04-21 Motorola, Inc. Expandable arithmetic logic unit
EP0044450B1 (en) * 1980-07-10 1985-11-13 International Computers Limited Digital adder circuit
US4638300A (en) * 1982-05-10 1987-01-20 Advanced Micro Devices, Inc. Central processing unit having built-in BCD operation
US4700325A (en) * 1984-02-08 1987-10-13 Hewlett-Packard Company Binary tree calculations on monolithic integrated circuits
US4719590A (en) * 1984-08-14 1988-01-12 Aman James A Apparatus and method for performing addition and subtraction
JPS62500474A (ja) * 1985-01-31 1987-02-26 バロ−ス・コ−ポレ−シヨン 高速ｂｃｄ／バイナリ加算器
US4866656A (en) * 1986-12-05 1989-09-12 American Telephone And Telegraph Company, At&T Bell Laboratories High-speed binary and decimal arithmetic logic unit
US4942548A (en) * 1987-06-25 1990-07-17 International Business Machines Corporation Parallel adder having removed dependencies
JPH01104169U (es) * 1987-12-30 1989-07-13
US6523049B1 (en) 1999-12-21 2003-02-18 International Business Machines Corporation Circuit and method for determining greater than or equal to three out of sixty-six
US7213043B2 (en) * 2003-01-21 2007-05-01 Lsi Logic Corporation Sparce-redundant fixed point arithmetic modules
US7299254B2 (en) 2003-11-24 2007-11-20 International Business Machines Corporation Binary coded decimal addition
US7546328B2 (en) * 2004-08-31 2009-06-09 Wisconsin Alumni Research Foundation Decimal floating-point adder
US7743084B2 (en) * 2004-09-23 2010-06-22 Wisconsin Alumni Research Foundation Processing unit having multioperand decimal addition
US7519645B2 (en) * 2005-02-10 2009-04-14 International Business Machines Corporation System and method for performing decimal floating point addition

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3711693A (en) * 1971-06-30 1973-01-16 Honeywell Inf Systems Modular bcd and binary arithmetic and logical system
US3805045A (en) * 1972-10-30 1974-04-16 Amdahl Corp Binary carry lookahead adder using redundancy terms
US3925651A (en) * 1975-03-26 1975-12-09 Honeywell Inf Systems Current mode arithmetic logic array
US3925652A (en) * 1975-03-26 1975-12-09 Honeywell Inf Systems Current mode carry look-ahead array
US3958112A (en) * 1975-05-09 1976-05-18 Honeywell Information Systems, Inc. Current mode binary/bcd arithmetic array
US3991307A (en) * 1975-09-16 1976-11-09 Mos Technology, Inc. Integrated circuit microprocessor with parallel binary adder having on-the-fly correction to provide decimal results

Also Published As

Publication number Publication date
JPS5384647A (en) 1978-07-26
DE2758130C2 (de) 1986-03-06
CA1101124A (en) 1981-05-12
US4138731A (en) 1979-02-06
JPS561660B2 (es) 1981-01-14
DE2758130A1 (de) 1978-07-13

Similar Documents

Publication Publication Date Title
ES465443A1 (es) Perfeccionamientos en las sumadores binarias y decimales de alta velocidad.
GB1531919A (en) Arithmetic units
JPS5650439A (en) Binary multiplier cell circuit
GB1533028A (en) Arithmetic units
GB1390385A (en) Variable length arithmetic unit
JPS6410323A (en) Arithmetically computing apparatus
GB1390428A (en) Binary-decimal adder for digital computers
GB963429A (en) Electronic binary parallel adder
GB1514320A (en) Number processing apparatus
KR900000477B1 (en) Multification circuits
GB1145676A (en) High speed adder circuit
GB1270909A (en) Decimal addition
GB1203730A (en) Binary arithmetic unit
GB1159978A (en) Improved Binary Adder Circuit Using Denial Logic
GB1088354A (en) Improvements in or relating to electronic adders
GB1322657A (en) Adders
JPS5663649A (en) Parallel multiplication apparatus
JPS52140241A (en) Binary #-digit addition circuit
JPS56158525A (en) Circulation type digital filter
GB1131958A (en) Binary adder
JPS6478322A (en) Multi-input adder
GB879159A (en) Improvements in or relating to arithmetic units for digital computers
SU572785A1 (ru) Суммирующее устройство дл сложени двух -разр дных чисел
SU926654A1 (ru) Устройство дл логарифмировани массивов двоичных чисел
JPS5769450A (en) Decimal-quadruple generating circuit