ES433614A1 - Perfeccionamientos en operadores de caracteres de cifras decimales codificadas en binario. - Google Patents

Perfeccionamientos en operadores de caracteres de cifras decimales codificadas en binario.

Info

Publication number
ES433614A1
ES433614A1 ES433614A ES433614A ES433614A1 ES 433614 A1 ES433614 A1 ES 433614A1 ES 433614 A ES433614 A ES 433614A ES 433614 A ES433614 A ES 433614A ES 433614 A1 ES433614 A1 ES 433614A1
Authority
ES
Spain
Prior art keywords
stores
byte
output
operator device
organization
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES433614A
Other languages
English (en)
Spanish (es)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
INFORTIQUE COMP INT
Original Assignee
INFORTIQUE COMP INT
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by INFORTIQUE COMP INT filed Critical INFORTIQUE COMP INT
Publication of ES433614A1 publication Critical patent/ES433614A1/es
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/491Computations with decimal numbers radix 12 or 20.
    • G06F7/492Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination
    • G06F7/493Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination the representation being the natural binary coded representation, i.e. 8421-code
    • G06F7/494Adding; Subtracting
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/30007Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30025Format conversion instructions, e.g. Floating-Point to Integer, decimal conversion
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804Details
    • G06F2207/3808Details concerning the type of numbers or the way they are handled
    • G06F2207/3828Multigauge devices, i.e. capable of handling packed numbers without unpacking them
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/492Indexing scheme relating to groups G06F7/492 - G06F7/496
    • G06F2207/4924Digit-parallel adding or subtracting

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Software Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Debugging And Monitoring (AREA)
  • Complex Calculations (AREA)
  • Image Processing (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
ES433614A 1974-01-07 1975-01-07 Perfeccionamientos en operadores de caracteres de cifras decimales codificadas en binario. Expired ES433614A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7400463A FR2291542A1 (fr) 1974-01-07 1974-01-07 Operateur de caracteres travaillant en decimal binaire

Publications (1)

Publication Number Publication Date
ES433614A1 true ES433614A1 (es) 1976-11-16

Family

ID=9133174

Family Applications (1)

Application Number Title Priority Date Filing Date
ES433614A Expired ES433614A1 (es) 1974-01-07 1975-01-07 Perfeccionamientos en operadores de caracteres de cifras decimales codificadas en binario.

Country Status (8)

Country Link
US (1) US4041290A (enExample)
BE (1) BE824064A (enExample)
DE (1) DE2500201C2 (enExample)
ES (1) ES433614A1 (enExample)
FR (1) FR2291542A1 (enExample)
GB (1) GB1490791A (enExample)
IT (1) IT1027154B (enExample)
NL (1) NL7416663A (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4276596A (en) * 1979-01-02 1981-06-30 Honeywell Information Systems Inc. Short operand alignment and merge operation
US4189767A (en) * 1978-06-05 1980-02-19 Bell Telephone Laboratories, Incorporated Accessing arrangement for interleaved modular memories
US4246644A (en) * 1979-01-02 1981-01-20 Honeywell Information Systems Inc. Vector branch indicators to control firmware
CA1145054A (en) * 1979-01-02 1983-04-19 Honeywell Information Systems Inc. Data processing system with means to align operands
US4268909A (en) * 1979-01-02 1981-05-19 Honeywell Information Systems Inc. Numeric data fetch - alignment of data including scale factor difference
US4437166A (en) 1980-12-23 1984-03-13 Sperry Corporation High speed byte shifter for a bi-directional data bus
US4718033A (en) * 1985-06-28 1988-01-05 Hewlett-Packard Company Intermediate decimal correction for sequential addition

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1054725A (enExample) * 1964-04-06
FR1436161A (fr) * 1964-04-06 1966-04-22 Ibm Unité arithmétique et logique
US3621219A (en) * 1967-08-15 1971-11-16 Hayakawa Denki Kogyo Kk Arithmetic unit utilizing magnetic core matrix registers
US3571582A (en) * 1968-02-29 1971-03-23 Gen Electric Serial bcd adder/subtracter utilizing interlaced data
US3564507A (en) * 1968-04-10 1971-02-16 Ibm Asynchronous interface for use between a main memory and a central processing unit
JPS5036542B1 (enExample) * 1969-12-15 1975-11-26
US3701105A (en) * 1970-07-24 1972-10-24 Ibm A central processing unit in which all data flow passes through a single arithmetic and logic unit
JPS5021330B1 (enExample) * 1970-11-30 1975-07-22
JPS5314182B2 (enExample) * 1972-05-31 1978-05-16
US3899667A (en) * 1972-12-26 1975-08-12 Raytheon Co Serial three point discrete fourier transform apparatus

Also Published As

Publication number Publication date
GB1490791A (en) 1977-11-02
FR2291542A1 (fr) 1976-06-11
BE824064A (fr) 1975-07-03
NL7416663A (nl) 1975-07-09
DE2500201C2 (de) 1985-01-10
FR2291542B1 (enExample) 1978-03-31
IT1027154B (it) 1978-11-20
US4041290A (en) 1977-08-09
DE2500201A1 (de) 1975-07-17

Similar Documents

Publication Publication Date Title
US3400371A (en) Data processing system
GB926260A (en) Improved floating point arithmetic circuit
GB1070427A (en) Data processing system
ES433614A1 (es) Perfeccionamientos en operadores de caracteres de cifras decimales codificadas en binario.
CH585436A5 (enExample)
US3845290A (en) Decimal-to-binary converter
GB991039A (en) Data processing apparatus
GB967045A (en) Arithmetic device
GB1055889A (en) Improvements in or relating to apparatus for processing data
GB979816A (en) Translating system
GB1363810A (en) Compaction and expansion of data
GB1083838A (en) Apparatus for combining arithmetically two numbers
GB934205A (en) Improvements in or relating to register stages
US3992611A (en) Plus five and invert algorithm
JPS6275838A (ja) 可変精度数値デ−タ演算装置
GB940514A (en) Improvements in or relating to serial digital electronic computers
JPS5769450A (en) Decimal-quadruple generating circuit
SU930313A1 (ru) Преобразователь двоично-дес тичного кода в двоичный
US3018954A (en) Error checking device employing tristable elements
GB1173233A (en) Decoding Apparatus
VANDERVOORT An apparatus to convert decimal coded information into the teleprinter-code(Teletype converter to process decimal coded information data into teleprinter code)
GB847996A (en) Arithmetic circuitry
JPS57203336A (en) Logical circuit element
EP0075891A3 (en) Control circuit for operand processing
GB1098620A (en) Data processing apparatus