GB1055889A - Improvements in or relating to apparatus for processing data - Google Patents
Improvements in or relating to apparatus for processing dataInfo
- Publication number
- GB1055889A GB1055889A GB4751963A GB4751963A GB1055889A GB 1055889 A GB1055889 A GB 1055889A GB 4751963 A GB4751963 A GB 4751963A GB 4751963 A GB4751963 A GB 4751963A GB 1055889 A GB1055889 A GB 1055889A
- Authority
- GB
- United Kingdom
- Prior art keywords
- register
- read
- digits
- address
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/226—Microinstruction function, e.g. input/output microinstruction; diagnostic microinstruction; microinstruction format
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Abstract
1,055,889. Digital computers. COMPAGNIE DES MACHINES BULL. Dec. 2, 1963 [Dec. 5, 1962], No. 47519/63. Heading G4A. Data read-out of store 1 is stored in three registers, 2A, 2B, 2C constituting the first register, 3 the second register and 4 the third. The data in 2A, 2B, 2C can be transferred to address register 7A, 7B, 7C either directly through gates 13-15 or indirectly through gates 16-18, intermediate register 8A, 8B, 8C and gates 19-21. The instruction part of the read out data, in register 3, is decoded at 22 to energize one of a number of output lines 23, and a further pair of bits in register 4 controls the energization of one of four outputs S0-S3. The signals so generated control the next address from which a data word is to be read; this can be the number in 2A-2C or an address inserted at 31-33. The arrangement is described as carrying out arithmetic operations (addition) on two numbers each of two binarycoded decimal digits, the pair of lower-order digits being used to select the sum and carry digits from the appropriate address in store 1, part of which is thus used as a decimal digit addition table from which sum and carry digits are read, register 2C (a one-bit register) being used for the carry. The operation is described with the aid of a table giving the instruction codes used and illustrating the flow of information as the addition proceeds.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR917611A FR1389413A (en) | 1962-12-05 | 1962-12-05 | A method of sequentially using data stored in a memory, or part of a memory, and representing at the same time tables of addresses, results of calculations and control of functions |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1055889A true GB1055889A (en) | 1967-01-18 |
Family
ID=8792164
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB4751963A Expired GB1055889A (en) | 1962-12-05 | 1963-12-02 | Improvements in or relating to apparatus for processing data |
Country Status (3)
| Country | Link |
|---|---|
| BE (1) | BE640232A (en) |
| FR (1) | FR1389413A (en) |
| GB (1) | GB1055889A (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2309029C2 (en) * | 1973-02-23 | 1985-10-03 | Nixdorf Computer Ag, 4790 Paderborn | Electronic digital data processing system with microprogram control |
| JPS5760451A (en) * | 1980-09-30 | 1982-04-12 | Toshiba Corp | Fixed data read-out system |
-
1962
- 1962-12-05 FR FR917611A patent/FR1389413A/en not_active Expired
-
1963
- 1963-11-21 BE BE640232A patent/BE640232A/xx unknown
- 1963-12-02 GB GB4751963A patent/GB1055889A/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| FR1389413A (en) | 1965-02-19 |
| BE640232A (en) | 1964-03-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB1115765A (en) | Improvements in or relating to electronic data processing apparatus | |
| GB1421017A (en) | Data processing systems | |
| CH426321A (en) | Arithmetic unit | |
| GB1103383A (en) | Improvements in or relating to apparatus for performing arithmetic operations in digital computers | |
| GB1256250A (en) | Improvements in or relating to electronic data processing | |
| JPS4812650B1 (en) | ||
| GB1070427A (en) | Data processing system | |
| GB1386176A (en) | Computer memory with improved next word accessing | |
| GB980470A (en) | Variable field addressing system | |
| GB1312791A (en) | Arithmetic and logical units | |
| GB1055889A (en) | Improvements in or relating to apparatus for processing data | |
| GB1477381A (en) | Digital data-processing systems | |
| GB1378144A (en) | Data processing arrangements | |
| US3400380A (en) | Digital computer having an address controller operation | |
| GB1378143A (en) | Data processors | |
| GB991734A (en) | Improvements in digital calculating devices | |
| GB1105463A (en) | Data processors | |
| GB1179048A (en) | Data Processor with Improved Apparatus for Instruction Modification | |
| GB1380750A (en) | Control unit for a data processing system | |
| GB1233951A (en) | ||
| GB1038558A (en) | Improvements in or relating to addressing systems | |
| GB1114503A (en) | Improvements in or relating to data handling apparatus | |
| GB1178065A (en) | Digital Data Processing System | |
| GB1143046A (en) | Electronic calculator | |
| GB1167336A (en) | Improvements in or relating to Data Processing Devices |