ES433614A1 - Perfeccionamientos en operadores de caracteres de cifras decimales codificadas en binario. - Google Patents
Perfeccionamientos en operadores de caracteres de cifras decimales codificadas en binario.Info
- Publication number
- ES433614A1 ES433614A1 ES433614A ES433614A ES433614A1 ES 433614 A1 ES433614 A1 ES 433614A1 ES 433614 A ES433614 A ES 433614A ES 433614 A ES433614 A ES 433614A ES 433614 A1 ES433614 A1 ES 433614A1
- Authority
- ES
- Spain
- Prior art keywords
- stores
- byte
- output
- operator device
- organization
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/491—Computations with decimal numbers radix 12 or 20.
- G06F7/492—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination
- G06F7/493—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination the representation being the natural binary coded representation, i.e. 8421-code
- G06F7/494—Adding; Subtracting
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30025—Format conversion instructions, e.g. Floating-Point to Integer, decimal conversion
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
- G06F2207/3804—Details
- G06F2207/3808—Details concerning the type of numbers or the way they are handled
- G06F2207/3828—Multigauge devices, i.e. capable of handling packed numbers without unpacking them
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/492—Indexing scheme relating to groups G06F7/492 - G06F7/496
- G06F2207/4924—Digit-parallel adding or subtracting
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Computing Systems (AREA)
- Mathematical Analysis (AREA)
- Computational Mathematics (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Complex Calculations (AREA)
- Debugging And Monitoring (AREA)
- Image Processing (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7400463A FR2291542A1 (fr) | 1974-01-07 | 1974-01-07 | Operateur de caracteres travaillant en decimal binaire |
Publications (1)
Publication Number | Publication Date |
---|---|
ES433614A1 true ES433614A1 (es) | 1976-11-16 |
Family
ID=9133174
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES433614A Expired ES433614A1 (es) | 1974-01-07 | 1975-01-07 | Perfeccionamientos en operadores de caracteres de cifras decimales codificadas en binario. |
Country Status (8)
Country | Link |
---|---|
US (1) | US4041290A (es) |
BE (1) | BE824064A (es) |
DE (1) | DE2500201C2 (es) |
ES (1) | ES433614A1 (es) |
FR (1) | FR2291542A1 (es) |
GB (1) | GB1490791A (es) |
IT (1) | IT1027154B (es) |
NL (1) | NL7416663A (es) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4276596A (en) * | 1979-01-02 | 1981-06-30 | Honeywell Information Systems Inc. | Short operand alignment and merge operation |
US4189767A (en) * | 1978-06-05 | 1980-02-19 | Bell Telephone Laboratories, Incorporated | Accessing arrangement for interleaved modular memories |
CA1145054A (en) * | 1979-01-02 | 1983-04-19 | Honeywell Information Systems Inc. | Data processing system with means to align operands |
US4246644A (en) * | 1979-01-02 | 1981-01-20 | Honeywell Information Systems Inc. | Vector branch indicators to control firmware |
US4268909A (en) * | 1979-01-02 | 1981-05-19 | Honeywell Information Systems Inc. | Numeric data fetch - alignment of data including scale factor difference |
US4718033A (en) * | 1985-06-28 | 1988-01-05 | Hewlett-Packard Company | Intermediate decimal correction for sequential addition |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR1436161A (fr) * | 1964-04-06 | 1966-04-22 | Ibm | Unité arithmétique et logique |
US3621219A (en) * | 1967-08-15 | 1971-11-16 | Hayakawa Denki Kogyo Kk | Arithmetic unit utilizing magnetic core matrix registers |
US3571582A (en) * | 1968-02-29 | 1971-03-23 | Gen Electric | Serial bcd adder/subtracter utilizing interlaced data |
US3564507A (en) * | 1968-04-10 | 1971-02-16 | Ibm | Asynchronous interface for use between a main memory and a central processing unit |
JPS5036542B1 (es) * | 1969-12-15 | 1975-11-26 | ||
US3701105A (en) * | 1970-07-24 | 1972-10-24 | Ibm | A central processing unit in which all data flow passes through a single arithmetic and logic unit |
JPS5021330B1 (es) * | 1970-11-30 | 1975-07-22 | ||
JPS5314182B2 (es) * | 1972-05-31 | 1978-05-16 | ||
US3899667A (en) * | 1972-12-26 | 1975-08-12 | Raytheon Co | Serial three point discrete fourier transform apparatus |
-
1974
- 1974-01-07 FR FR7400463A patent/FR2291542A1/fr active Granted
- 1974-12-20 NL NL7416663A patent/NL7416663A/xx not_active Application Discontinuation
- 1974-12-20 IT IT70724/74A patent/IT1027154B/it active
-
1975
- 1975-01-03 BE BE1006364A patent/BE824064A/xx not_active IP Right Cessation
- 1975-01-03 DE DE2500201A patent/DE2500201C2/de not_active Expired
- 1975-01-06 GB GB392/75A patent/GB1490791A/en not_active Expired
- 1975-01-06 US US05/539,034 patent/US4041290A/en not_active Expired - Lifetime
- 1975-01-07 ES ES433614A patent/ES433614A1/es not_active Expired
Also Published As
Publication number | Publication date |
---|---|
DE2500201C2 (de) | 1985-01-10 |
DE2500201A1 (de) | 1975-07-17 |
IT1027154B (it) | 1978-11-20 |
US4041290A (en) | 1977-08-09 |
GB1490791A (en) | 1977-11-02 |
BE824064A (fr) | 1975-07-03 |
NL7416663A (nl) | 1975-07-09 |
FR2291542B1 (es) | 1978-03-31 |
FR2291542A1 (fr) | 1976-06-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3610906A (en) | Binary multiplication utilizing squaring techniques | |
GB890323A (en) | Improvements in or relating to electronic data processing apparatus | |
IL23159A (en) | Data editing system | |
GB926260A (en) | Improved floating point arithmetic circuit | |
GB1512619A (en) | Data processing apparatus | |
ES8304680A1 (es) | Aparato para multiplicar un multiplicando decimal por digitos decimales sucesivos de un multiplicador en un sistema de tratamiento de decimales. | |
ES433614A1 (es) | Perfeccionamientos en operadores de caracteres de cifras decimales codificadas en binario. | |
US3026034A (en) | Binary to decimal conversion | |
GB1166646A (en) | Electronic Digital Data Processing Machine | |
GB909543A (en) | Apparatus for converting between different representations of numbers | |
US3845290A (en) | Decimal-to-binary converter | |
GB991039A (en) | Data processing apparatus | |
GB967045A (en) | Arithmetic device | |
GB979816A (en) | Translating system | |
ES485422A1 (es) | Perfeccionamientos en sistemas de tratamiento de senales di-gitales | |
Gluck | The electronic discrete variable computer | |
GB1114503A (en) | Improvements in or relating to data handling apparatus | |
JPS58181142A (ja) | m進−n進変換装置 | |
US3395271A (en) | Arithmetic unit for digital computers | |
US3018954A (en) | Error checking device employing tristable elements | |
GB1124452A (en) | Small electronic computer | |
GB1173233A (en) | Decoding Apparatus | |
JPS5769450A (en) | Decimal-quadruple generating circuit | |
VANDERVOORT | An apparatus to convert decimal coded information into the teleprinter-code(Teletype converter to process decimal coded information data into teleprinter code) | |
GB1186521A (en) | Improvements in or relating to Data Processing Apparatus |