ES430741A1 - A proof of device for a commutation mesh by division of time. (Machine-translation by Google Translate, not legally binding) - Google Patents

A proof of device for a commutation mesh by division of time. (Machine-translation by Google Translate, not legally binding)

Info

Publication number
ES430741A1
ES430741A1 ES430741A ES430741A ES430741A1 ES 430741 A1 ES430741 A1 ES 430741A1 ES 430741 A ES430741 A ES 430741A ES 430741 A ES430741 A ES 430741A ES 430741 A1 ES430741 A1 ES 430741A1
Authority
ES
Spain
Prior art keywords
address
time division
division
time
switch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES430741A
Other languages
Spanish (es)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nokia Spain SA
Original Assignee
Alcatel Espana SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Espana SA filed Critical Alcatel Espana SA
Publication of ES430741A1 publication Critical patent/ES430741A1/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Time-Division Multiplex Systems (AREA)

Abstract

A test device for a multistage time division switching mesh, by comparing the samples transmitted by the switching mesh with the duplicates of the samples stored before said transmission, the process is characterized in that it comprises the following steps: - special storage of the address of the switch by division of time of exit that transmits the samples from a channel by division of time of entrance by each one of the established connections through said channel by division of time of entrance, this address is stored in a special memory in an input address comprising the time division address of the channel by time division of input and said time division switch of input that receives this channel and the address of said switch by time division of input ; - representation of an entry address; - storage of a duplicate of the sample applied to the data entries of the voice memory in the entry time division having its address represented, when a written address identical to the address per time division represented is applied to the entries of the same voice memory; - detection of the appearance of a reading address identical to the direction by time division represented in the address entries of the voice memory in the input time division switch having its address represented; - delay for a certain period of the completion of the previous step, storing the provided write address from the time division addressing memory in the selected time division switch of output from which the address is provided from the special memory as a function of the input address represented, the predetermined period being as long as the transmission time of the sample through the portion by space division of the mesh; - detection of the appearance of a read address identical to the write address, which has been stored during the preceding stage, in the address entries of the voice memory of the selected output time division switch; - derivation of a duplicate of the sample output from the voice memory of the selected output time division switch, when the preceding stage is completed; - comparison of the duplicate stored during the third stage mentioned above; y - the transmission of the results of the preceding comparison to the appropriate circuits to start the next operation on another sample, if desired. (Machine-translation by Google Translate, not legally binding)
ES430741A 1973-10-05 1973-10-05 A proof of device for a commutation mesh by division of time. (Machine-translation by Google Translate, not legally binding) Expired ES430741A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7335679A FR2258069A1 (en) 1973-10-05 1973-10-05 Time division multiplex exchange - has a time-space-time arrangement with a circuit for coded signal errors recognition

Publications (1)

Publication Number Publication Date
ES430741A1 true ES430741A1 (en) 1976-10-01

Family

ID=9125986

Family Applications (1)

Application Number Title Priority Date Filing Date
ES430741A Expired ES430741A1 (en) 1973-10-05 1973-10-05 A proof of device for a commutation mesh by division of time. (Machine-translation by Google Translate, not legally binding)

Country Status (7)

Country Link
BE (1) BE820612A (en)
CH (1) CH593596A5 (en)
DE (1) DE2446757C2 (en)
ES (1) ES430741A1 (en)
FR (1) FR2258069A1 (en)
IT (1) IT1022585B (en)
NL (1) NL7412754A (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2644248C3 (en) * 1976-09-30 1981-03-26 Siemens AG, 1000 Berlin und 8000 München Method for monitoring the central parts of a demultiplexer / multiplexer unit
US4160127A (en) * 1978-06-27 1979-07-03 Bell Telephone Laboratories, Incorporated Time-slot interchange with protection switching
DE2905426C2 (en) * 1979-02-13 1986-07-10 Siemens AG, 1000 Berlin und 8000 München Method for testing the functionality of speech memories and other devices of a PCM time division multiplex switching unit used in connection with the establishment of conference connections
IT1133349B (en) * 1980-10-07 1986-07-09 Italtel Spa PERFECT TRANSIT NETWORK FOR TIME DIVISION TELECOMMUNICATIONS SYSTEMS
EP0512457A1 (en) * 1991-05-08 1992-11-11 Siemens Aktiengesellschaft Method and arrangement for monitoring of switching paths in a switching network
DE19961149A1 (en) * 1999-12-17 2001-07-05 Siemens Ag Switching path monitoring device for time/space switching network

Also Published As

Publication number Publication date
FR2258069B1 (en) 1977-05-27
DE2446757A1 (en) 1975-04-10
BE820612A (en) 1975-04-02
DE2446757C2 (en) 1984-04-19
CH593596A5 (en) 1977-12-15
FR2258069A1 (en) 1975-08-08
NL7412754A (en) 1975-04-08
IT1022585B (en) 1978-04-20

Similar Documents

Publication Publication Date Title
KR920001851A (en) Power Reduction Circuit of Programmable Logic Devices
GB1438861A (en) Memory circuits
KR870003430A (en) Semiconductor integrated circuit device
ES430741A1 (en) A proof of device for a commutation mesh by division of time. (Machine-translation by Google Translate, not legally binding)
KR970012754A (en) Semiconductor memory and its writing method
KR880013070A (en) Digital Signal Processing Equipment
EP0083230B1 (en) Method for controlling read-out or write in of semiconductor memory device and apparatus for the same
ES411376A1 (en) Method of operating file gates in an exchange for PCM words
ES467295A1 (en) Apparatus for inserting instructions in a control sequence in a stored program controlled telecommunication system
ES435531A1 (en) Fast access antiphase control memory for digital data switches
FR2257213A5 (en)
ES435802A1 (en) Programmable sequence controller
ES453929A1 (en) A circuit for conference for a mic shuttering mesh. (Machine-translation by Google Translate, not legally binding)
FR2309015A1 (en) Associative memory using random access memory units - has auxiliary memory storing words of less bits than main memory
ES422727A1 (en) Digital store
KR900019048A (en) Test circuit of semiconductor memory device
SU809182A1 (en) Memory control device
SU1211738A1 (en) Device for distributing internal memory
SU663113A1 (en) Binary counter
SU1442992A1 (en) Device for loading and rearranging a file
JPS583188A (en) Address decoding system
SU486316A1 (en) Data sorting device
SU127863A1 (en) Device for simulating arbitrary binary code distribution
SU567221A1 (en) Dynamic-memory switching device
ES421104A1 (en) A method of storage for words in code in telecommunication systems. (Machine-translation by Google Translate, not legally binding)