ES418485A1 - Disposicion de estructura de circuito integrado de aisla- miento de multiples capas. - Google Patents

Disposicion de estructura de circuito integrado de aisla- miento de multiples capas.

Info

Publication number
ES418485A1
ES418485A1 ES418485A ES418485A ES418485A1 ES 418485 A1 ES418485 A1 ES 418485A1 ES 418485 A ES418485 A ES 418485A ES 418485 A ES418485 A ES 418485A ES 418485 A1 ES418485 A1 ES 418485A1
Authority
ES
Spain
Prior art keywords
layer
openings
contacts
regions
circuit structure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES418485A
Other languages
English (en)
Spanish (es)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US298729A external-priority patent/US3877051A/en
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of ES418485A1 publication Critical patent/ES418485A1/es
Expired legal-status Critical Current

Links

Classifications

    • H10W20/40—
    • H10W72/00—

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
ES418485A 1972-10-18 1973-09-05 Disposicion de estructura de circuito integrado de aisla- miento de multiples capas. Expired ES418485A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US298729A US3877051A (en) 1972-10-18 1972-10-18 Multilayer insulation integrated circuit structure

Publications (1)

Publication Number Publication Date
ES418485A1 true ES418485A1 (es) 1976-04-16

Family

ID=23151792

Family Applications (1)

Application Number Title Priority Date Filing Date
ES418485A Expired ES418485A1 (es) 1972-10-18 1973-09-05 Disposicion de estructura de circuito integrado de aisla- miento de multiples capas.

Country Status (5)

Country Link
JP (1) JPS5428073B2 (Direct)
DD (1) DD109476A5 (Direct)
ES (1) ES418485A1 (Direct)
IT (1) IT1001545B (Direct)
SE (1) SE386308B (Direct)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5519857A (en) * 1978-07-28 1980-02-12 Nec Corp Semiconductor

Also Published As

Publication number Publication date
JPS5428073B2 (Direct) 1979-09-13
SE7312846L (Direct) 1974-04-19
DD109476A5 (Direct) 1974-11-05
SE386308B (sv) 1976-08-02
IT1001545B (it) 1976-04-30
JPS4975065A (Direct) 1974-07-19

Similar Documents

Publication Publication Date Title
KR102778231B1 (ko) 수직 전계 효과 트랜지스터를 포함하는 집적 회로 장치
JPS61256U (ja) プレ−ナｍｏｓトランジスタ
GB1082106A (en) Improvements in and relating to electrical circuits
KR840001777A (ko) 반도체 집적회로 장치
KR920020729A (ko) 누설 전류 억제에 효과가 있는 구조를 갖는 메모리 셀을 구비하는 반도체 집적 회로 장치 및 그의 제조 방법
JP2002158350A5 (Direct)
US3673427A (en) Input circuit structure for mos integrated circuits
KR900019261A (ko) 반도체장치
US3593068A (en) Bus bar transistor and method of making same
UST100501I4 (en) Integrated circuit layout utilizing separated active circuit and wiring regions
KR970004014A (ko) 반도체장치
GB1421270A (en) Integrated circuit
JPS5756958A (en) Semiconductor device
US3453498A (en) Semi-conducting resistance and a method for its manufacture
ES418485A1 (es) Disposicion de estructura de circuito integrado de aisla- miento de multiples capas.
US3336508A (en) Multicell transistor
US3643139A (en) Integrated circuit having four mosfet devices arranged in a circle surrounding a guard diffusion
US4864379A (en) Bipolar transistor with field shields
US3590342A (en) Mos integrated circuit with regions of ground potential interconnected through the semiconductor substrate
JPS6359257B2 (Direct)
KR910001186B1 (ko) 고집적도 및 고속의 반도체메모리장치
US3473094A (en) Integrated arrangement for integrated circuit structures
ES392402A1 (es) Un dispositivo semiconductor.
ES374491A1 (es) Un dispositivo de lamina aislante flexible sobre el cual esta situado un diseno de pistas conductoras.
KR970024026A (ko) 에칭 공정을 사용하여 비도전성이 될 수 있으며 프리데이터 시스템에서 동작가능한 도전성 디바이스 구조(A Conductive Device Structure that can be rendered Non-Conductive Using An Etch Process Operable in Predator System)