ES2044461T3 - Procedimiento de elaboracion de elementos de conexion electrica, en particular de substratos de interconexion de circuitos hibridos. - Google Patents
Procedimiento de elaboracion de elementos de conexion electrica, en particular de substratos de interconexion de circuitos hibridos.Info
- Publication number
- ES2044461T3 ES2044461T3 ES90400445T ES90400445T ES2044461T3 ES 2044461 T3 ES2044461 T3 ES 2044461T3 ES 90400445 T ES90400445 T ES 90400445T ES 90400445 T ES90400445 T ES 90400445T ES 2044461 T3 ES2044461 T3 ES 2044461T3
- Authority
- ES
- Spain
- Prior art keywords
- ppm
- temperature
- substrates
- atmosphere
- hybrid circuits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
- H01R43/00—Apparatus or processes specially adapted for manufacturing, assembling, maintaining, or repairing of line connectors or current collectors or for joining electric conductors
- H01R43/18—Apparatus or processes specially adapted for manufacturing, assembling, maintaining, or repairing of line connectors or current collectors or for joining electric conductors for manufacturing bases or cases for contact members
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/12—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using thick film techniques, e.g. printing techniques to apply the conductive material or similar techniques for applying conductive paste or ink patterns
- H05K3/1283—After-treatment of the printed patterns, e.g. sintering or curing methods
- H05K3/1291—Firing or sintering at relative high temperatures for patterns on inorganic boards, e.g. co-firing of circuits on green ceramic sheets
-
- C—CHEMISTRY; METALLURGY
- C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
- C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
- C04B41/00—After-treatment of mortars, concrete, artificial stone or ceramics; Treatment of natural stone
- C04B41/45—Coating or impregnating, e.g. injection in masonry, partial coating of green or fired ceramics, organic coating compositions for adhering together two concrete elements
- C04B41/4505—Coating or impregnating, e.g. injection in masonry, partial coating of green or fired ceramics, organic coating compositions for adhering together two concrete elements characterised by the method of application
- C04B41/4519—Coating or impregnating, e.g. injection in masonry, partial coating of green or fired ceramics, organic coating compositions for adhering together two concrete elements characterised by the method of application application under an other specific atmosphere
-
- C—CHEMISTRY; METALLURGY
- C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
- C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
- C04B2111/00—Mortars, concrete or artificial stone or mixtures to prepare them, characterised by specific function, property or use
- C04B2111/00474—Uses not provided for elsewhere in C04B2111/00
- C04B2111/00844—Uses not provided for elsewhere in C04B2111/00 for electronic applications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/09—Use of materials for the conductive, e.g. metallic pattern
- H05K1/092—Dispersed materials, e.g. conductive pastes or inks
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/08—Treatments involving gases
- H05K2203/086—Using an inert gas
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
- H05K2203/1126—Firing, i.e. heating a powder or paste above the melting temperature of at least one of its constituents
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/14—Related to the order of processing steps
- H05K2203/1476—Same or similar kind of process performed in phases, e.g. coarse patterning followed by fine patterning
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Inorganic Chemistry (AREA)
- Organic Chemistry (AREA)
- Structural Engineering (AREA)
- Materials Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Inks, Pencil-Leads, Or Crayons (AREA)
- Combinations Of Printed Boards (AREA)
- Communication Control (AREA)
- Coupling Device And Connection With Printed Circuit (AREA)
Abstract
EL INVENTO SE REFIERE A UN PROCEDIMIENTO DE ELABORACION DE SUBSTRATOS DE INTERCONEXION DE CIRCUITOS HIBRIDOS, DEL TIPO EN EL QUE SE EFECTUA LA DEPOSICION EN UN SOPORTE DE UNA CAPA ESPESA DE TINTA O PASTA A BASE DE METAL NO NOBLE, COMO COBRE U OTRO MATERIAL DE FORMULACION "COMPATIBLE COBRE", APLICANDO SUCESIVAMENTE UN SECADO PRELIMINAR DE ELIMINACION DE LOS DISOLVENTES A UNA TEMPERATURA DEL ORDEN DE 100 (GRADOS) C A 150 (GRADOS) C, UNA COCCION QUE CONSISTE EN: A) UNA SUBIDA DE TEMPERATURA INCORPORANDO UNA FASE DE ELIMINACION DE RESINAS POLIMERICAS, B) UN SOPORTE DE SINTERIZACION A UNA TEMPERATURA DEL ORDEN DE 600 (GRADOS) C A 100 (GRADOS) C, Y C) UN ENFRIAMIENTO TEMPORIZADO, EFECTUANDOSE DICHA COCCION EN ATMOSFERA DE GAS INERTE (AZOTE Y/O ARGON Y/O HELIO), PRESENTANDO LA ATMOSFERA DE LA FASE DE ELIMINACION DE LOS POLIMEROS UN CONTENIDO EN VAPOR DE AGUA INFERIOR A 15000 PPM, PREFERENTEMENTE COMPRENDIDO ENTRE 1000 Y 10000 PPM, MIENTRAS QUE LA ATMOSFERA DE SINTERIZACION A ALTA TEMPERATURA PRESENTA UN CONTENIDO EN VAPOR DE AGUA EN CUALQUIER CASO INFERIOR A 1000 PPM.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR8902172A FR2643535B1 (fr) | 1989-02-20 | 1989-02-20 | Procede d'elaboration de moyens de connexion electrique, en particulier de substrats d'interconnexion de circuits hybrides |
Publications (1)
Publication Number | Publication Date |
---|---|
ES2044461T3 true ES2044461T3 (es) | 1994-01-01 |
Family
ID=9378937
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES90400445T Expired - Lifetime ES2044461T3 (es) | 1989-02-20 | 1990-02-19 | Procedimiento de elaboracion de elementos de conexion electrica, en particular de substratos de interconexion de circuitos hibridos. |
Country Status (8)
Country | Link |
---|---|
EP (1) | EP0385829B1 (es) |
JP (1) | JPH07112105B2 (es) |
KR (1) | KR0168843B1 (es) |
AT (1) | ATE94329T1 (es) |
CA (1) | CA2010368A1 (es) |
DE (1) | DE69003130T2 (es) |
ES (1) | ES2044461T3 (es) |
FR (1) | FR2643535B1 (es) |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59995A (ja) * | 1982-06-16 | 1984-01-06 | 富士通株式会社 | 銅導体多層構造体の製造方法 |
JPS60250686A (ja) * | 1984-05-25 | 1985-12-11 | 日本碍子株式会社 | セラミツク配線基板の製造方法 |
JPS62108787A (ja) * | 1985-11-06 | 1987-05-20 | 株式会社日立製作所 | 銅導体セラミツク配線基板の製法 |
JPS63233090A (ja) * | 1987-03-23 | 1988-09-28 | 日本電産コパル株式会社 | 銅回路低温焼成基板の製造方法 |
-
1989
- 1989-02-20 FR FR8902172A patent/FR2643535B1/fr not_active Expired - Fee Related
-
1990
- 1990-02-19 DE DE90400445T patent/DE69003130T2/de not_active Expired - Fee Related
- 1990-02-19 CA CA002010368A patent/CA2010368A1/fr not_active Abandoned
- 1990-02-19 KR KR1019900001996A patent/KR0168843B1/ko not_active IP Right Cessation
- 1990-02-19 EP EP90400445A patent/EP0385829B1/fr not_active Expired - Lifetime
- 1990-02-19 AT AT90400445T patent/ATE94329T1/de not_active IP Right Cessation
- 1990-02-19 ES ES90400445T patent/ES2044461T3/es not_active Expired - Lifetime
- 1990-02-20 JP JP2037525A patent/JPH07112105B2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP0385829B1 (fr) | 1993-09-08 |
DE69003130T2 (de) | 1994-01-05 |
KR900013682A (ko) | 1990-09-06 |
ATE94329T1 (de) | 1993-09-15 |
FR2643535B1 (fr) | 1991-04-26 |
DE69003130D1 (de) | 1993-10-14 |
JPH07112105B2 (ja) | 1995-11-29 |
FR2643535A1 (fr) | 1990-08-24 |
KR0168843B1 (ko) | 1999-01-15 |
JPH02248098A (ja) | 1990-10-03 |
CA2010368A1 (fr) | 1990-08-20 |
EP0385829A1 (fr) | 1990-09-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0546443B1 (en) | Soldering by conduction of heat from a plasma | |
EP0301756A3 (en) | Triamine positive photoresist stripping composition and prebaking process | |
JPS5760330A (en) | Resin composition | |
EP0222075B1 (en) | Process for manufacturing thick-film electrical components | |
EP0262974A3 (en) | Dielectric inks and frits for multilayer circuits | |
EP0214396A1 (en) | Process for joining a workpiece to a substrate | |
ES2044461T3 (es) | Procedimiento de elaboracion de elementos de conexion electrica, en particular de substratos de interconexion de circuitos hibridos. | |
ES2081356T3 (es) | Procedimiento de elaboracion de medios de conexiones electricas, en particular de sustratos de interconexion para circuitos hibridos. | |
EP0381430A3 (en) | A method of firing copper compatible thick film materials | |
DK0492095T3 (da) | Fremgangsmåde og apparat til lodning af elektroniske, flade sammensætninger, især med komponenter bestykkede kredsløbsplader | |
CA2026567A1 (en) | Treatment of arsine removal catalysts | |
DE58900038D1 (de) | Verfahren zur herstellung von hartlotbeschichteten formteilen fuer die reparatur von leiterbahnunterbrechungen. | |
EP1236772A4 (en) | COMPOSITION, PROCESSES FOR PRODUCING LOW PERMITTIVITY FILM FROM THE COMPOSITION, LOW PERMITTIVITY FILM, AND ELECTRONIC COMPONENT PROVIDED WITH SAID FILM | |
EP0368504A3 (en) | Method for planarizing an integrated circuit structure | |
EP0363936B1 (en) | Method of manufacturing electric devices | |
EP0481637A2 (en) | Method for firing ceramic articles | |
JPS53101975A (en) | Treating method of semiconductor substrates | |
JPS6433989A (en) | Ceramic circuit board | |
JPS54113882A (en) | Manufacturing process of sheet conductor | |
JPH0655449B2 (ja) | ガラス基材エポキシ樹脂積層板の処理法 | |
JPS5745228A (en) | Manufacture of semiconductor device | |
JPS6438256A (en) | Thermal head substrate and its manufacture | |
SU1828303A1 (ru) | Способ получения сверхпроводящего стабилизированного токонесущего элемента | |
JPH06151477A (ja) | 半導体装置 | |
JPS553609A (en) | Manufacturing method for ceramic wiring substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FG2A | Definitive protection |
Ref document number: 385829 Country of ref document: ES |