EP4327360A1 - Module d'alimentation - Google Patents

Module d'alimentation

Info

Publication number
EP4327360A1
EP4327360A1 EP22723288.1A EP22723288A EP4327360A1 EP 4327360 A1 EP4327360 A1 EP 4327360A1 EP 22723288 A EP22723288 A EP 22723288A EP 4327360 A1 EP4327360 A1 EP 4327360A1
Authority
EP
European Patent Office
Prior art keywords
pin
terminal
housing
bar
power module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
EP22723288.1A
Other languages
German (de)
English (en)
Inventor
Brice Mcpherson
Brandon Passmore
Roberto M. SCHUPBACH
Jennifer Stabach-Smith
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wolfspeed Inc
Original Assignee
Wolfspeed Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US17/239,418 external-priority patent/US11721617B2/en
Application filed by Wolfspeed Inc filed Critical Wolfspeed Inc
Publication of EP4327360A1 publication Critical patent/EP4327360A1/fr
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49517—Additional leads
    • H01L23/49531—Additional leads the additional leads being a wiring board
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49517—Additional leads
    • H01L23/49524—Additional leads the additional leads being a tape carrier or flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49575—Assemblies of semiconductor devices on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/38—Structure, shape, material or disposition of the strap connectors prior to the connecting process of a plurality of strap connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/003—Constructional details, e.g. physical layout, assembly, wiring or busbar connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601—Structure
    • H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001—Core members of the connector
    • H01L2224/3701—Shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401—Disposition
    • H01L2224/40135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/40137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49113—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73221—Strap and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73263—Layer and strap connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/842—Applying energy for connecting
    • H01L2224/84201—Compression bonding
    • H01L2224/84205—Ultrasonic bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/842—Applying energy for connecting
    • H01L2224/8421—Applying energy for connecting with energy being in the form of electromagnetic radiation
    • H01L2224/84214—Applying energy for connecting with energy being in the form of electromagnetic radiation using a laser
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848—Bonding techniques
    • H01L2224/84801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848—Bonding techniques
    • H01L2224/8485—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/84986—Specific sequence of steps, e.g. repetition of manufacturing steps, time sequence
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852—Applying energy for connecting
    • H01L2224/85201—Compression bonding
    • H01L2224/85205—Ultrasonic bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852—Applying energy for connecting
    • H01L2224/85201—Compression bonding
    • H01L2224/85205—Ultrasonic bonding
    • H01L2224/85207—Thermosonic bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92246—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49548—Cross section geometry
    • H01L23/49551—Cross section geometry characterised by bent parts
    • H01L23/49555—Cross section geometry characterised by bent parts the bent parts being the outer leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/71—Means for bonding not being attached to, or not being formed on, the surface to be connected
    • H01L24/72—Detachable connecting means consisting of mechanical auxiliary parts connecting the device, e.g. pressure contacts using springs or clips
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19107—Disposition of discrete passive components off-chip wires
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/08—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
    • H02M1/088—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters for the simultaneous control of series or parallel connected semiconductor devices
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/53—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/537—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
    • H02M7/5387—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration

Definitions

  • the present disclosure relates to power modules for high power applications.
  • modules are generally referred to as power modules that are housed in a thermoplastic, epoxy, or like molded housing that encapsulates the components and the circuit board or substrate on which the components are mounted.
  • the input/output connections for the power module are provided by terminal assemblies that extend out of the housing to facilitate incorporation in and connection to other systems.
  • Such systems may include electric vehicles, power conversion and control, and the like.
  • the present disclosure relates to a power module comprising a substrate, first and second pluralities of vertical power devices, and first and second terminal assemblies.
  • the substrate has a top surface with a first trace and a second trace.
  • the first plurality of vertical power devices and a second plurality of vertical power devices are electrically coupled to form part of a power circuit.
  • the first terminal assembly has a first elongated bar, at least two first terminal contacts, and at least two first terminal legs that respectively extend between different points of the first elongated bar and the at least two first terminal contacts.
  • the second terminal assembly has a first elongated bar, at least two first terminal contacts, and at least two first terminal legs that respectively extend between different points of the first elongated bar and the at least two first terminal contacts.
  • the first plurality of vertical power devices are electrically and mechanically directly coupled between the first trace and a bottom of the first elongated bar of the first terminal assembly.
  • the second plurality of vertical power devices are thermally, electrically, and mechanically directly coupled between the second trace and a bottom of the second elongated bar of the second terminal assembly.
  • the power module may also have a third terminal assembly and a fourth terminal assembly.
  • the third and fourth terminal assemblies may be thermally, electrically, and mechanically coupled to the first trace proximate opposing sides of the substrate.
  • the substrate has four sides, the third terminal assembly is on a first side, and fourth terminal assembly is proximate a second side that is opposite the first side, the first terminal assembly is proximate a third side that is between the first side and the second side, and the second terminal assembly is proximate a fourth side that is between the first and second side and opposite the third side.
  • a housing encapsulates at least a portion of the first terminal assembly and the second terminal assembly.
  • Each of the at least two first terminal legs may extend out of a side portion of the housing and fold such that the at least two first terminal contacts extend over and parallel with a top portion of the housing.
  • each of the at least two second terminal legs may extend out of a side portion of the housing and fold such that the at least two second terminal contacts extend over and parallel with a top portion of the housing.
  • a third terminal assembly and a fourth terminal assembly are electrically and mechanically coupled to the first trace proximate opposing sides of the substrate, wherein the substrate has four sides, the third terminal assembly is on a first side, and fourth terminal assembly is proximate a second side that is opposite the first side, the first terminal assembly is proximate a third side that is between the first side and the second side, and the second terminal assembly is proximate a fourth side that is between the first and second side and opposite the third side.
  • the third terminal assembly may have a third terminal leg that extends out of a side portion of the housing and a third terminal contact that extends over and parallel with a top portion of the housing.
  • the fourth terminal assembly may have a fourth terminal leg that extends out of a side portion of the housing and a fourth terminal contact that extends over and parallel with a top portion of the housing.
  • the top and bottom surfaces of the housing may have a plurality of grooves that function as creepage extenders to effectively extend a surface distance between certain conductive elements of the power module.
  • the first bar and the at least two first terminal legs of the first terminal assembly form a U-shape
  • the second bar and the at least two second terminal legs of the second terminal assembly form a U-shape
  • the power module also has a first pin assembly having a first pin bar and at least one first pin leg extending from the first pin bar.
  • the first pin bar may be located adjacent the first bar and between the at least two first terminal legs.
  • the second pin assembly may have a second pin bar and at least one second pin leg extending from the second pin bar.
  • the second pin bar may be located adjacent the second bar and between the at least two second terminal legs.
  • the at least one first pin leg may have two first pin legs and the at least one second pin leg may have two second pin legs.
  • the power module may also have third and fourth pin assemblies.
  • the third pin assembly may have a third pin bar and at least one third pin leg extending from the third pin bar, wherein the third pin bar is located adjacent the first pin bar and between the two first pin legs.
  • the fourth pin assembly may have a fourth pin bar and at least one fourth pin leg extending from the fourth pin bar, wherein the fourth pin bar is located adjacent the second pin bar and between the two second pin legs.
  • the at least one third pin leg may have two third pin legs, and the at least one fourth pin leg may have two fourth pin legs.
  • the first pin assembly may be electrically connected to first contacts of the first plurality of vertical power devices via first bond wires.
  • the second pin assembly may be electrically connected to second contacts of the second plurality of vertical power devices via second bond wires.
  • the third pin assembly may be electrically connected to third contacts of the first plurality of vertical power devices via third bond wires.
  • the fourth pin assembly is electrically connected to fourth contacts of the second plurality of vertical power devices via second bond wires.
  • the power module has a housing that encapsulates at least a portion of the first terminal assembly, the second terminal assembly, the first pin assembly, and the second pin assembly.
  • the at least one first pin leg and the at least one second pin leg extend out of respective side portions of the housing and then turn upward toward the top of the housing at an angle between 75 and 105 degrees.
  • Other embodiments may include angles between 70 and 110 degrees, 80 and 100 degrees, 85 and 95 degrees, and 87 and 93 degrees.
  • the first plurality of vertical power devices and the second plurality of vertical power devices are field effect transistors.
  • the first pin assembly is electrically coupled to one of gate contacts or source contacts of the first plurality of vertical power devices; and the second pin assembly is electrically coupled to one of gate contacts or source contacts of the second plurality of vertical power devices.
  • the third pin assembly is electrically coupled to another of the gate contacts or source contacts of the first plurality of vertical power devices.
  • the fourth pin assembly is electrically coupled to another of the gate contacts or source contacts of the second plurality of vertical power devices.
  • the first plurality of vertical power devices has at least three first vertical transistors that are electrically coupled in parallel with one another
  • the second plurality of vertical power devices has at least three second vertical transistors that are electrically coupled in parallel with one another.
  • the at least three first vertical transistors and the at least three second vertical transistors may be silicon carbide transistors and the substrate may be silicon carbide. Certain power device positions may be depopulated for applications needing less power handling capabilities than in fully populated embodiments.
  • the first plurality of vertical power devices and the second plurality of vertical power devices comprise power field effect transistors, and the power circuit is a half H-bridge circuit.
  • the first terminal assembly has a plurality of jumpers that extend from the first elongated bar to the second trace, such that the plurality of jumpers connect electrically and mechanically to the second trace.
  • the first terminal assembly and the second terminal assembly are components of a common lead frame.
  • the power circuit has a power loop and at least one signal loop.
  • the power loop runs through the first plurality of vertical power devices and the second plurality of vertical power devices.
  • the power loop is independent from the at least one signal loop.
  • the at least one signal loop may provide at least one control signal for the first plurality of vertical power devices or the second plurality of vertical power devices.
  • the power loop does not run through any bond wires with the power module.
  • both the first terminal assembly and the second terminal assembly are symmetrical along at least one axis.
  • the present disclosure relates to a compact, high voltage, high current, low inductance half-bridge power module designed for the next generation of silicon carbide (SiC) and other material system power devices and power electronics applications. It utilizes a novel layout incorporating a size- and cost-optimized power substrate with a multi-function copper layer that interconnects the top pads of the devices while also acting as the external terminals.
  • SiC silicon carbide
  • the power module comprises a substrate, a first plurality of vertical power devices, a second plurality of vertical power devices, a housing, and various terminal assemblies.
  • the substrate has a top surface with a first trace and a second trace.
  • the first plurality of vertical power devices and the second plurality of vertical power devices are electrically coupled to form part of a power circuit.
  • the first terminal assembly comprises a first elongated bar, at least two first terminal contacts, and at least two first terminal legs that respectively extend between different points of the first elongated bar and the at least two first terminal contacts.
  • the second terminal assembly comprises a second elongated bar, at least two second terminal contacts, and at least two second terminal legs that respectively extend between different points of the second elongated bar and the at least two second terminal contacts.
  • the housing includes four sides between a top surface and a bottom surface, wherein the housing encapsulates at least a portion of the first terminal assembly and the second terminal assembly.
  • the first of the at least two first terminal legs extends out of a first side of the housing and folds such that the at least two first terminal contacts extend over and are parallel to a bottom surface of the housing.
  • Each of the at least two second terminal legs extend out of a third side of the housing and turn downward wherein the at least two second terminal contacts form an angle between 75 and 105 degrees with the bottom surface of the housing, wherein the third side is between the first side and the second side of the housing.
  • Other embodiments may include angles between 70 and 110 degrees, 80 and 100 degrees, 85 and 95 degrees, and 87 and 93 degrees.
  • the power module may be configured such that the first plurality of vertical power devices is electrically and mechanically directly coupled between the first trace and a bottom of the first elongated bar of the first terminal assembly.
  • the second plurality of vertical power devices may also be electrically and mechanically directly coupled between the second trace and a bottom of the second elongated bar of the second terminal assembly.
  • a plurality of first embossments is provided in the first elongated bar and biased toward the substrate, and a plurality of second embossments is provided in the second elongated bar and biased toward the substrate.
  • Each of the first plurality of vertical power devices is electrically and mechanically directly coupled between the first trace and a bottom of one of the first plurality of embossments in the first elongated bar of the first terminal assembly.
  • Each of the second plurality of vertical power devices is electrically and mechanically directly coupled between the second trace and a bottom of one of the second plurality of embossments in the second elongated bar of the second terminal assembly.
  • the power module may further include a third terminal assembly and a fourth terminal assembly, which are electrically and mechanically coupled to the second trace proximate opposing sides of the substrate.
  • the third terminal assembly may include a third terminal leg that extends out of the first side portion of the housing and a third terminal contact that extends over and is parallel to a bottom surface of the housing.
  • the fourth terminal assembly comprises a fourth terminal leg that extends out of the second side of the housing and a fourth terminal contact that extends over and is parallel to a bottom surface of the housing.
  • the power module may further include a first pin assembly that includes a first pin bar and at least one first pin leg that extends from the first pin bar and out of a fourth side of the housing and then turns downward at an angle between75 and 105 degrees with the bottom surface of the housing, wherein the fourth side is opposite the third side of the housing.
  • the second pin assembly includes a second pin bar and at least one second pin leg that extends from the second pin bar and out of the fourth side of the housing and then turns downward at an angle between 75 and 105 degrees with the bottom surface of the housing.
  • Other embodiments may include angles between 70 and 110 degrees, 80 and 100 degrees, 85 and 95 degrees, and 87 and 93 degrees.
  • the power module may also include third and fourth pin assemblies.
  • the third pin assembly may include a third pin bar and at least one third pin leg that extends from the third pin bar and out of the third side of the housing and then turns downward at an angle between 75 and 105 degrees with the bottom surface of the housing.
  • the fourth pin assembly may include a fourth pin bar and at least one fourth pin leg that extends from the fourth pin bar and out of the third side of the housing and then turns downward at an angle between 75 and 105 degrees with the bottom surface of the housing, wherein the at least third first pin leg and the at least one fourth pin leg are between the at least two second terminal contacts.
  • Other embodiments may include angles between 70 and 110 degrees, 80 and 100 degrees, 85 and 95 degrees, and 87 and 93 degrees.
  • the first terminal assembly may include a fifth pin leg that extends out of the fourth side of the housing and then turns downward at an angle between 75 and 110 degrees with the bottom surface of the housing.
  • the second terminal assembly may include a sixth pin leg that extends out of the third side of the housing and then turns downward at an angle between 75 and 110 degrees with the bottom surface of the housing.
  • Other embodiments may include angles between 70 and 110 degrees, 80 and 100 degrees, 85 and 95 degrees, and 87 and 93 degrees.
  • the power circuit may include a power loop and at least one signal loop, wherein the power loop runs through the first plurality of vertical power devices and the second plurality of vertical power devices.
  • the power loop may be independent from the at least one signal loop.
  • the at least one signal loop may provide at least one control signal for the first plurality of vertical power devices or the second plurality of vertical power devices.
  • the power loop does not run through any bond wires of the power module.
  • the first plurality of vertical power devices and the second plurality of vertical power devices may include power field effect transistors wherein the power circuit is a half H-bridge circuit.
  • the second terminal assembly may include a plurality of jumpers that extends from the first elongated bar to the first trace such that the plurality of jumpers connects electrically and mechanically to the first trace.
  • the power module is configured as follows.
  • the substrate has a top surface with a first trace and a second trace.
  • the first plurality of vertical power devices and a second plurality of vertical power devices are electrically coupled to form part of a power circuit.
  • the first terminal assembly has a first elongated bar, at least two first terminal contacts, and at least two first terminal legs that respectively extend between different points of the first elongated bar and the at least two first terminal contacts, wherein a plurality of first embossments are provided in the first elongated bar and biased toward the substrate.
  • the second terminal assembly has a second elongated bar, at least two second terminal contacts, and at least two second terminal legs that respectively extend between different points of the second elongated bar and the at least two second terminal contacts, wherein a plurality of second embossments are provided in the second elongated bar and biased toward the substrate.
  • Each of the first plurality of vertical power devices may be electrically and mechanically directly coupled between the first trace and a bottom of one of the first plurality of embossments in the first elongated bar of the first terminal assembly.
  • Each of the second plurality of vertical power devices is electrically and mechanically directly coupled between the second trace and a bottom of one of the second plurality of embossments in the second elongated bar of the second terminal assembly.
  • a feature of these designs is scalability and modularity.
  • the layout can widen and lengthen to either (1) accommodate larger devices or (2) place more devices in parallel.
  • the package concept can scale up or scale down to meet the power processing needs without forfeiting any of the performance benefits that the package offers. It is also straightforward to arrange these packages in parallel, increasing the current of a converter and/or forming topologies such as full-bridges (often used in DC-DC power conversion) and three-phase (used in motor drives and inverters).
  • Scalability and modularity are aspects to this product design, such that a broad portfolio of offerings and configurations may be supported by the platform. As described below, the present disclosure may be scaled up or down to best meet the needs of the particular application.
  • FIGURES 1 A and 1 B illustrate schematics of a typical half H-bridge circuit.
  • FIGURE 2 illustrates a practical implementation of the half H-bridge circuit of FIGURE 1A.
  • FIGURE 3 is an isometric view of the external structure of a power module according to a first embodiment of the present disclosure.
  • FIGURE 4 is an isometric view of the internal structure of a first embodiment of the present disclosure.
  • FIGURE 5 is a top view of the internal structure of the first embodiment of the present disclosure.
  • FIGURE 6 is an exploded view of the first embodiment of the present disclosure.
  • FIGURE 7 is a top view of the internal structure of an alternative embodiment of the present disclosure.
  • FIGURE 8 illustrates an exemplary power loop for the first embodiment of the present disclosure.
  • FIGURE 9A illustrates a first embodiment of a terminal connection to a low inductance bus bar lower layer according to the present disclosure.
  • FIGURE 9B illustrates a first embodiment of a terminal connection to a low inductance bus bar upper layer according to the present disclosure.
  • FIGURE 9C illustrates a second embodiment of a terminal connection to a low inductance bus bar upper layer according to the present disclosure.
  • FIGURE 10A illustrates a second embodiment of a terminal connection to a low inductance bus bar lower layer according to the present disclosure.
  • FIGURE 10B illustrates a third embodiment of a terminal connection to a low inductance bus bar upper layer according to the present disclosure.
  • FIGURE 11 illustrates exemplary signal loops according to the first embodiment of the present disclosure.
  • FIGURE 12 illustrates direct bonding to the power substrate according to one embodiment of the present disclosure.
  • FIGURE 13 illustrates balancing current paths between devices due to transconductance mismatches.
  • FIGURES 14A and 14B are front and rear isometric views of the external housing of the power module according to one embodiment of the present disclosure.
  • FIGURE 14C and 14D are top and cross-sectional views of the external housing of the power module of FIGURES 14A and 14B.
  • FIGURE 15 illustrates contours of the power module housing according to one embodiment of the present disclosure.
  • FIGURES 16A, 16B, 16C, and 16D illustrates various examples of signal pin assemblies according to the present disclosure.
  • FIGURE 17A and 17B illustrates examples of signal pin trimming according to the present disclosure.
  • FIGURE 18 illustrates lead frame features according to one embodiment of the present disclosure.
  • FIGURES 19A and 19B are isometric and plan views of a lead frame section according to the present disclosure.
  • FIGURE 20 illustrates one embodiment of a lead frame array according to the present disclosure.
  • FIGURE 21 illustrates a larger variation for a power module according to the present disclosure.
  • FIGURES 22A and 22B illustrate a fully populated power module and a partially populated power module according to the present disclosure.
  • FIGURE 23 illustrates an example of paralleled power modules with laminated bussing to form a higher power half-bridge, according to one embodiment of the present disclosure.
  • FIGURE 24 illustrates power modules arranged as a full-bridge topology according to one embodiment of the present disclosure.
  • FIGURE 25 illustrates power modules arranged as a three-phase topology according to one embodiment of the present disclosure.
  • FIGURE 26 illustrates power modules arranged as a three-phase topology with two power modules in parallel per leg, according to one embodiment of the present disclosure.
  • FIGURE 27 is a first isometric view of an external structure of a power module according to another embodiment of the present disclosure.
  • FIGURE 28 is a second isometric view of the external structure of a power module according to the embodiment of Figure 27 of the present disclosure.
  • FIGURE 29 is an isometric view of the internal structure of a power module according to the embodiment of Figure 27 of the present disclosure.
  • FIGURE 30 is a plan view of the internal structure of a power module according to the embodiment of Figure 27 of the present disclosure.
  • FIGURE 31 is an exploded view of a power module according to the embodiment of Figure 27 of the present disclosure.
  • FIGURE 32 is a third isometric view of the external structure of a power module according to the embodiment of Figure 27 of the present disclosure, wherein the housing is removed.
  • FIGURES 33A and 33B are isometric and plan views of a lead frame section according to the present disclosure.
  • FIGURE 34 illustrates one embodiment of a lead frame array according to the present disclosure.
  • FIGURES 35 and 36 are first and second isometric views illustrating a wider variation for a power module according to the present disclosure, wherein the wider implementation supports additional power devices for a power module with higher power handling capabilities.
  • FIGURES 37 and 38 are first and second isometric views illustrating a narrower variation for a power module according to the present disclosure, wherein the narrower implementation supports lesser or smaller power devices for a power module with lower power handling capabilities.
  • Relative terms such as “below” or “above” or “upper” or “lower” or “horizontal” or “vertical” may be used herein to describe a relationship of one element, layer, or region to another element, layer, or region as illustrated in the Figures. It will be understood that these terms and those discussed above are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures.
  • Power modules may contain one or more power semiconductor devices, such as metal oxide semiconductor field effect transistors (MOSFETs), insulated gate bipolar transistors (IGBTs), diodes, and the like, arranged into a variety of circuit topologies.
  • Typical circuit topologies include, but are not limited to, a single switch, a half H-bridge circuit, a full H- bridge circuit, and a three-phase switching circuit, which is often referred to as a six-pack.
  • a half-bridge circuit is used to facilitate an understanding of the packaging concepts disclosed herein.
  • a basic half H-bridge circuit is a common power circuit that is used to switch different voltages to a load, such as a motor as illustrated in Figures 1 A and 1 B.
  • the key components of the half H-bridge circuit are a high-side transistor Q1 and a low-side transistor Q2, which are coupled in series between a V+ terminal and a V- terminal.
  • transistors Q1 and Q2 are power MOSFETs with drain (D), gate (G1 , G2), source (S), and source-kelvin (K1 , K2) connections.
  • the drain (D) of transistor Q1 is coupled to the V+ terminal
  • the source (S) of transistor Q2 is coupled to the V- terminal.
  • the source of transistor Q1 and the drain of transistor Q2 are coupled together and represent the MID terminal, which is essentially the output node that connects to the load (not shown).
  • transistor Q1 is represented by three transistors Q1 ’, Q1 ”, and Q1 that are coupled in parallel with one another
  • transistor Q2 is represented by three transistors Q2’, Q2”, and Q2’” that are coupled in parallel with one another.
  • the parallel transistors Q1 ’, Q1 ”, and Q1 may be collectively referenced as transistors Q1
  • transistors Q2’, Q2”, and Q2’ may be collectively referenced as transistors Q2.
  • transistors Q1 and Q2 are vertical, N channel MOSFETs, wherein the drain contact is on the bottom of the device and the source, gate, and source-kelvin contacts are on the top of the device.
  • the half H-bridge circuit of Figure 2 is implemented in the power module embodiments described below, but is just one of the many types of circuits that will benefit from the concepts provided herein.
  • FIG. 3 is an isometric view of the power module 10 with a housing 12, which may be molded.
  • Figures 4 and 5 are isometric and plan views of the power module 10 without the encapsulating molded housing 12.
  • Figure 6 is an exploded view of the power module 10. The following description collectively references each of Figures 3, 4, 5, and 6.
  • the power devices 16 are transistors Q1 (i.e. Q1 ⁇ Q1”, Q1’”) and Q2 (i.e. Q2 ⁇ Q2”, Q2’”).
  • a first terminal assembly which is referred to as the V- terminal assembly 18, is mounted over transistors Q2 (16) near side A of the power module 10.
  • the V- terminal 18 assembly is conductive and directly attached to the source contacts on the top side of transistors Q2 to form the V- node of Figure 2.
  • V+ terminal assemblies 22 Two opposing terminals, which are referred to as the V+ terminal assemblies 22, are mounted to a first trace/pad 34 ( Figure 6) on the top surface of the substrate 14 near sides C and D.
  • the transistors Q1 are mounted on the substrate 14 such that the drains of transistors Q1 are directly attached to the first trace/pad 34. As such, the drains of transistors Q1 and the V+ terminal assemblies 22 form the V+ node of Figure 2.
  • Another terminal assembly which is referred to as the MID-terminal assembly 20, is mounted over transistors Q1 (16) near side B of the power module 10.
  • the MID-terminal assembly 20 is conductive and directly attached to the source contacts on the top side of transistors Q1.
  • the MID-terminal assembly 20 includes integral jumpers 20J that extend to and directly attach to a second trace/pad 34, on which the drains contacts of transistors Q2 are directly attached. As such, the drain contacts of transistor Q2, the source contacts of transistor Q1 , and the MID-terminal assembly 20 form the MID node of Figure 2.
  • the gate and source-kelvin contacts (G1 , K1 ) for transistors Q1 are electrically coupled to pin assemblies 24, 26, respectively using bond wires 32.
  • the gate and source-kelvin contacts (G2, K2) for transistors Q2 are electrically coupled to pin assemblies 28, 30, respectively, using bond wires 32.
  • the pin assemblies 24, 26, 28, 30 are directly mounted to the top surface of the substrate 14, such that they are electrically isolated from each other as well from the high-power V-, V+, and MID-nodes. Details pertaining to the design and shape of the pin assemblies 24, 26, 28, 30, V- terminal assembly 18, the opposing MID-terminal assembly 20, and the V+ terminal assemblies 22 are provided further below. Notably, such designs may include additional pins or pin assemblies that provide input or output nodes for the electronics provided by the power module 10. These additional pins and pin assemblies could be used for current sensing, temperature sensing, biasing, and the like.
  • the power devices 16 which include transistors Q1 , Q2, are attached to the first and second traces 34, 36 at mounting locations 38 using device attach material 40.
  • the device attach material 40 may be a solder, adhesive, sintered metal, or the like that provides for mechanical structure, high current interconnection, and high thermal conductivity.
  • the pin assemblies 24, 26, 28, 30, V- terminal assembly 18, the MID- terminal assembly 20, and the V+ terminal assembly 22 are formed from a single lead frame 44.
  • the lead frame attach material may be solder, adhesive, sintered metal, a laser weld, an ultrasonic weld, and the like that provides mechanical structure, high current interconnection, and high thermal conductivity.
  • the lead frame 44 is typically a metal contact strip for high current external connection and internal interconnection. Any contacts are joined together on a single sheet, often with multiple products per sheet, and processed as an array before being formed and singulated.
  • the bond wires 32 are typically used to connect the control contacts of the power devices 16 to the various pin assemblies 24, 26, 28, 30.
  • the bond wires 32 may be ultrasonically or thermosonically bonded large diameter wire capable of supporting relatively high current electrical interconnection.
  • the pin assemblies 26, 26, 28, 30 may be bonded directly to the power devices 16, traces on the substrate 18, or the like.
  • the housing 12 may be formed using a transfer or an injection molding process to provide mechanical structure, high voltage isolation.
  • the housing 12 encapsulates the internal parts of the power module 10.
  • the mold compound used for the housing 12 may be a transfer or compression molded epoxy molding compound (EMC) capable of providing mechanical structure, high voltage isolation, coefficient of thermal expansion (CTE) matching, and low humidity absorption.
  • EMC transfer or compression molded epoxy molding compound
  • the V- terminal assembly 18 includes an elongated first bar 18B, which resides between two terminal legs 18L. Together, the elongated first bar 18B and the two terminal legs 18L form a U-shape in the illustrated embodiment. Other shapes are envisioned, such as T, V, and C-shapes.
  • Each of the terminal legs 18L are shaped such that it extends outward from the first bar 18B toward side A of the power module 10, passes through the side of the housing 12, turns upward toward the top of the housing 12, and then turns inward over a portion of the top of the housing 12 to provide a V- terminal contact 18C. As such, a distal portion of each of the terminal legs 18L is bent back over an intermediate portion thereof.
  • bottom portions of the first bar 18B of the V- terminal assembly 18 are directly attached to the source contacts of transistors Q2 (power devices 16). Embossments E (not shown) may be provided as described in embodiments described further below.
  • the V- terminal contacts 18C at the exposed distal ends of terminal legs 18L provide terminal contacts for the first terminal assembly 18.
  • the MID-terminal assembly 20 includes an elongated second bar 20B, which resides between two terminal legs 20L. Together, the second bar 20B and the two terminal legs 20L form a U-shape in the illustrated embodiment. Other shapes are envisioned, such as T, V, and C-shapes.
  • Each of the terminal legs 20L are shaped such that it extends outward from an end of the second bar 20B toward side B of the power module, passes through the side of the housing 12, turns upward toward the top of the housing 12, and then turns inward over a portion of the top of the housing 12 to provide a MID-terminal contact 20C. As such, a distal portion of each of the terminal legs 20L is bent back over an intermediate portion thereof.
  • Bottom portions of the second bar 20B of the MID- terminal assembly 20 are directly attached to source contacts of the transistors Q1 (power devices 16). Embossments E (not shown) may be provided as described in embodiments described further below.
  • the exposed distal ends of second terminal legs 30 provide terminal contacts for the second terminal assembly 20.
  • the MID-terminal assembly 20 in this embodiment also includes multiple (3) integrally formed jumpers 20J, which extend from the second bar 20B toward the first bar 18B of the first terminal assembly 18.
  • the distal ends of the jumpers 20J are directly attached to the first trace 34 on the top surface of the substrate 14, as described above.
  • the jumper 20J may be replaced with a single bar. Further, the number of jumpers 20J may vary from one embodiment to another. In certain embodiments, there will be one jumper 20J per power device 16 that is coupled to the MID-terminal assembly 20.
  • the two opposing V+ terminals assemblies 22 are each shaped similarly to the terminal legs 18L, 20L of the first and second terminal assemblies 18, 20. Other shapes are envisioned.
  • One end of each opposing terminal 22 is directly attached to the second trace 36 on the top of the substrate 14. From the substrate 14, each opposing terminal 22 extends outward toward sides C and D of the power module 10, passes through a respective side of the housing 12, turns upward toward the top of the housing 12, and then turns inward over a portion of the top of the housing 12. As such, a distal portion of each of the V+ terminal assemblies 22 is bent back over an intermediate portion thereof.
  • the exposed distal ends of opposing terminals 22 provide terminal contacts 22C for the V+ terminal assemblies 22.
  • the V- and MID- terminal assemblies 18, 20 are located on opposing sides A and B of the power module 10.
  • the two opposing V+ terminal assemblies 22 are located on the remaining opposing sides C and D of the power module 10.
  • the V-, V+, and MID terminal contacts 18C, 22C, 20C may be coplanar or non-planar depending on the application.
  • the V-, V+, and MID terminal contacts 18C, 22C, 20C may also be formed into different configurations, with some having two bends to form a C shape while some may only have one bend forming an L and the like. Non-planar configurations that place the contacts on two, three, or more different planes may provide additional options for connecting these contacts to external bus bars.
  • Groups of nested signal pin assemblies 24, 26 and 28, 30 are provided between the terminal legs 18L of the V- terminal assembly 18 and the terminal legs 20L of the MID-terminal assembly 20.
  • the pin assemblies 24, 26, 28, 30 in the illustrated embodiment are U-shaped and include a pin bar 24B, 26B, 28B, 30B and a pair of pin legs 24L, 26L, 28L, 30L, which extend from each pin bar 24B, 26B, 28B, 30B.
  • Other embodiments may use L and T shapes for the signal pin bars 24B, 26B, 28B, 30B.
  • the pin legs 24L, 26L, 28L, 30L extend outward through the respective sides of the housing 12 and the turn vertically upward.
  • the bond wires 32 electrically connect the power devices 16 to the pin bars 24B, 26B, 28B, 30B of the pin assemblies 24, 26, 28, 30.
  • the power loop is a high voltage, high current path through the transistors Q1 , Q2 for delivering power to a load via the drain (or collector) and source (or emitter) of the transistors Q1 , Q2, wherein the load is typically connected to the MID-terminal assembly 20.
  • the signal loop is a low voltage, low current path through the gates G1 , G2 (or bases) and the sources S (or emitters) of transistors Q1 , Q2.
  • the gate-source (or base-emitter) signal path actuates the transistors Q1 , Q2 to effectively turn-on or turn-off the transistors Q1 , Q2.
  • the signal loop may also entail the source- Kelvin connections K1 , K2 of the transistors Q1 , Q2.
  • the power loop effectively runs between the V+ terminal assembly 22 and the V- terminal assembly 18.
  • the V+ terminal assembly 22 and the V- terminal assembly 18 are typically connected across a DC supply, such as a battery in parallel with a large capacitance.
  • An exemplary power loop for the illustrated power module 10 is shown in Figure 8.
  • the opposing V+ terminal assemblies 22 are directly attached to opposing ends of the second trace 36 on the substrate 14. Power flows into the power module 10 through the contacts 22C and legs 22C of the two V+ terminal assemblies 22. As such, power flows onto the opposing ends of the second trace 36 on the substrate 14 via the terminal assemblies 22 and over to the drain contacts of transistors Q1.
  • the drain contacts of transistors Q1 are on the bottoms of the transistors Q1 and are also directly attached to the second trace 36.
  • the transistors Q1 are attached to the second trace 36 between the points where the two V+ terminal assemblies 22 are attached to the second trace 36, and the transistors Q1 are equally spaced apart from one another and the points of attachment for the two V+ terminal assemblies 22.
  • Power then flows up through transistors Q1 from the drains of transistors Q1 to the sources of transistors Q1.
  • the sources of transistors Q1 are attached to the bottom side of the second bar 20B of the mid terminal assembly 20.
  • the mid-terminal jumpers 20J of the mid terminal assembly 20 connect the second bar 20B of the mid terminal assembly 20 to the first trace 34 on the substrate 14.
  • the drains of the transistors Q2 are directly attached to the first trace 34 and are equally spaced apart from one another. From the drains of the transistors Q2, power flows up through transistors Q2 to the sources of transistors Q2.
  • the sources of transistors Q2 are directly connected to the bottom side of the first bar 18B of the V- terminal assembly 18. As such, power flows along the first bar 18B to the contacts 18C of the V- terminal assembly 18 via the opposing legs 18L.
  • the current sharing between devices is balanced, smaller external contacts can be used, which helps with lead frame panelization, and inductance is greatly reduced by shortening the overall current paths of the power loop.
  • the contacts 18C, 20C, and 22C of the V-terminal assembly 18, the MID-terminal assembly 20, and the V+ terminal assemblies 22 may be electrically connected external interconnections using laser welds, solder, ultrasonic welds, mechanical bonds (clamps, springs, etc.), conductive adhesives, or any other conductive bond.
  • FIGS 9A and 9B depict an approach that uses laminated bus bars: V- bus bar 48, MID bus bar 50, and V+ bus bar 52 to respectively connect to the V- terminal assembly 18, the MID-terminal assembly 20, and the V+ terminals assemblies 22.
  • the metal planes for bussing run over the top of the power module 10.
  • the illustrated configuration provides a high density and low inductance solution where neighboring power modules 10 could be closely positioned near each other, such as for paralleling or forming a multi-module topology.
  • the V- bus bar 48 has a body 48B from which two contacts 48C extend.
  • the contacts 48C are physically and electrically connected to contacts 18C of the V- terminal assembly 18.
  • the MID bus bar 50 has a body 50B from which two contacts 50C extend.
  • the contacts 50C are physically and electrically connected to contacts 20C of the MID terminal assembly 20.
  • the V+ bus bar 52 has a body 52B from which a single, wide contact 52C extends.
  • the contact 52C is physically and electrically connected to contacts 22C of the opposing V+ terminal assemblies 22.
  • FIG. 9B shows the bend in the V+ bus bar 48 that could be avoided in some situations by raising the V+ terminal assemblies 22 up so that they are not co-planar with the V- terminal assemblies 18.
  • Figure 9C provides an alternative configuration for the V+ bus bar 52.
  • the V+ bus bar 52 has an extension 52E that extends from the body 52B.
  • the body has two opposing feet 52F that drop down from extension 52E to the contacts 22 of the V+ terminal assemblies 22.
  • the configuration in Figure 9C would slightly sacrifice some inductance (i.e. increased inductance due to less lamination area) in exchange for more strain relief and less rigidity with respect to the configuration of Figure 9B.
  • bussing approach is illustrated in Figures 10A and 10B.
  • the bussing runs more along the sides or around the perimeter of the power modules 10. This may be useful in situations where more access is needed to the contact areas or to the power module 10 in general. For example, if a soldering or welding tool needs to directly touch the metal surfaces of the various contacts.
  • the V- bus bar 48’ has a body 48B’ from which two contacts 48C’ extend.
  • the V- bus bar 48’ is biased outside of the perimeter of the power module 10, wherein the two contacts 48C’ wrap around opposing sides of the power module 10 before extending inward and downward to make contact with the contacts 18C of the V- terminal assembly 18.
  • MID bus bar 50’ has a body 50B’ from which two contacts 50C’ extend.
  • the MID bus bar 50’ is biased outside of the perimeter of the power module 10 wherein the two contacts 50C’ wrap around opposing sides of the power module 10 before extending inward and downward to make contact with the contacts 20C of the MID-terminal assembly 20.
  • the V+ bus bar 52’ is biased outside of the perimeter of the power module 10 and resides over the V- bus bar 48’.
  • the V+ bus bar 52’ has two contacts 52C’, which wrap around opposing sides of the power module 10 before extending inward and downward to make contact with the respective contacts 22C of the V+ terminal assemblies 22.
  • Many more bussing approaches and module variants could be envisioned depending on specific system configurations.
  • the end goal is to provide a versatile and effective terminal arrangement to allow for a variety of end user solutions.
  • the signal loops, or the gate and source connections, for each transistor (Q1 , Q2) position also benefit from a low impedance to minimize voltage stresses on the gates of the transistors Q1 , Q2 during switching. While the gate stresses can be buffered or reduced by adding resistors, this is often at the cost of higher package complexity, higher cost, and slower switching speeds. Most importantly, for optimal switching performance, the power loops and signal loops should be completely independent of each other to enable low switching loss with fast, well controlled dynamics.
  • the drain-source (or collector-emitter) and gate-source (or gate- emitter) loops share the same connection at the source (or emitter) of the device. If the power path couples into the signal paths, extra dynamics are introduced through either positive or negative feedback. Typically, negative feedback introduces extra losses as the power path coupling fights the control signal (i.e. the power path coupling tries to turn the device off when the control signal is trying to turn the device on). Positive feedback typically causes instability as the power path coupling amplifies the control signal until the devices are destroyed. Ultimately, the coupling of power and signal paths result in a reduction in switching quality, slower switching speeds, increased losses, and possible destruction.
  • the power source connection has a separate path from the signal source (referred to as a source-Kelvin) such that one does not overlap or interfere with the other.
  • a source-Kelvin the signal source
  • Figure 11 illustrates the internal signal loops for the illustrated embodiment.
  • the signal loop for transistor Q1 flows onto and through the G1 pin assembly 24 and then through a bond wire 32 to the gate contact of transistor Q1 , where the signal is presented to transistor Q1.
  • the signal loop flows from transistor Q1 via the source contact of transistor Q1. From the source contact, the signal loop flows through another bond wire 32 directly to and through the K1 pin assembly 26.
  • the signal loop for transistor Q2 flows onto and through the G2 pin assembly 28 and then through a bond wire 32 to the gate contact of transistor Q2, where the signal is presented to transistor Q2.
  • the signal loop flows from transistor Q2 via the source contact of transistor Q2. From the source contact, the signal loop flows through another bond wire 32 directly to and through the K2 pin assembly 30.
  • this is a true source-Kelvin implementation in which the power and signal loops are completely independent.
  • the signal loops in Figure 11 are merely one embodiment. As shown in Figure 12, other embodiments may include additional signal traces 54 on the top of the substrate 14.
  • one set of bond wires 32 first connects the gate and source contacts of the transistors to the additional signal traces 54, and a second set of bond wires 32 connect these additional signal traces 54 to the appropriate pin assemblies 24-30 (G1 , G2, K1 , K2). While the latter configuration does allow for simpler signal pin implementations, it requires significantly more substrate area, which may result in an increase in cost. Ultimately, the layout is flexible to be compatible with both, and each embodiment may be enhanced or optimized for different applications or specifications.
  • Transconductance is effectively the current gain of the device, and corresponds to the relationship between the output current to the input voltage. During switching, the input voltage rises and results in an associated rise in the output current. If there is a transconductance difference between paralleled devices, which is common in silicon carbide power devices, the devices will each have slightly different turn-on characteristics. With different currents running through the devices, each device is presented slightly different voltages. These voltage mismatches will result in a ‘balancing current’ that flows between the devices during switching. [00124] This balancing current will prefer the path of least impedance, which could be through the signal loop instead of the power loop. Like the issues of interference with the coupled power and signal loops, this balancing current can affect switching quality. Introducing this high, uncontrolled current through the signal loop can also introduce a reliability concern as the signal loops are not intended to carry high currents.
  • a significantly lower inductance is found through the metal sheet running across the source pads on the topside of the devices. These paths are depicted in Figure 13. In comparison, the effective path length and cross section of the source bond path has a comparatively higher impedance. In practice, the balancing current will flow through the power contact and not interfere with the signals.
  • FIGs 14A-14D the package is encased by a protective plastic or epoxy housing 12 through transfer molding, compression molding, injection molding, or similar process.
  • a protective plastic or epoxy housing 12 through transfer molding, compression molding, injection molding, or similar process.
  • FIGs 14A-14D Several notable features of the housing 12 are highlighted in Figures 14A-14D and discussed below.
  • the backside metal of the power substrate 14 is exposed on the underside of the power module 10 to provide a thermal pad 56.
  • the thermal pad 56 is used as a thermal contact surface to remove heat from the power module 10.
  • the thermal pad 56 may be sintered, soldered, epoxied, or similarly attached to a heat sink or cold plate (not shown) to further assist the removal of waste heat from the power module 10.
  • FIG. 14A-14D is representative of the structural characteristics of transfer molding.
  • Flold-down pins (not shown) press down directly on the power substrate during the transfer molding process to limit the amount of plastic bleed or flash on the exposed portion of the thermal pad 56. This ensures that the thermal surface is free of debris and capable of acting to remove heat efficiently.
  • the ejector marks 58 are small recesses created by ejector pins (not shown) that are used to remove the power module 10 from the mold (not shown) while it is still hot. Specific locations and associated geometries of these features will vary depending on specific product size and implementation.
  • Clearance and creepage may be an important aspect for a high voltage product. Between conductors at different voltage potentials, clearance is the shortest direct path in air between the conductors. Creepage is the shortest direct path along a surface between the conductors. Meeting safety standards is a challenge and is often at odds with manufacturing method (tooling, epoxy flow, etc.) and product size (footprint and power density). For small transfer molded packages, particularly low profile and high voltage SiC based products, reaching a suitable balance is difficult.
  • the clearance distances are adequate and within standard.
  • creepage extenders 60 are used.
  • Creepage extenders 60 are grooves, ripples, or other surface enhancements that extend the surface distance between conductors at different potentials. As illustrated, the creepage extenders 60 are included as part of the plastic or epoxy housing 14, providing extra functionality without adding cost. Figures 14C and 14D show one implementation of these features on the housing 12 of the power module 10. Other patterns are possible on the topside and backside depending on specific design implementation.
  • edge power contacts such as those for the V- and MID-terminal assemblies 18, 20 may be inset from the edge of the housing 12, in comparison to the signal contacts, such as the pin assemblies 24, 26, 28, 30, as shown in Figure 15.
  • the signal contacts provided by pin assemblies 24, 26, 28, 30 need more room to better accommodate the bond wires 32 from the devices; therefore, their housing section extends out from the edge of the overall housing 12. This contoured feature allows for inductance optimization for each of the independent power and signal loops.
  • the pin assemblies 24, 26, 28, 30 run along a horizontal strip to accommodate devices in parallel. Externally, there are multiple methods to form the pins of the contacts, which would be attached to a printed circuit board gate driver, wires, or similar. Some variations are depicted in Figure 16A-16D. For conciseness and clarity, only pin assemblies 28, 30 are discussed, but the same concepts will apply to pin assemblies 24, 26.
  • FIG. 16A A first approach is shown in Figure 16A, wherein the pin assemblies 28, 30 are U-shaped and concentric as described above.
  • the legs of the pins travel out of respective side portions of the housing and then turn upward toward the top of the housing at an angle between 75 and 105 degrees.
  • Other embodiments may include angles between 70 and 110 degrees, 80 and 100 degrees, 85 and 95 degrees, and 87 and 93 degrees.
  • the first approach takes advantage of the product symmetry.
  • holes 30H in the pin bar 30B of the outer pin-assembly 30 provides for strain relief.
  • a second approach provided in Figure 16B does not include holes for strain relief. Instead, the strain relief is inherent in the pin bar 30B due to being U-shaped and allowing some portion of the housing 12 being present in the U-shaped bend of the pin assemblies 28, 30.
  • three pins could be used as shown in Figures 16C and 16D.
  • the outer pin assembly 28 remains U-shaped with two legs 28L.
  • the centrally located inner pin assembly 30 has only a single leg 30L.
  • the bars 30B for the pin assembly 30 may take virtually any shape, such as the angular or triangular shape of Figure 16C or the T-shape of Figure 16D.
  • FIGs 17A and 17B Other pin modifications include trimming some of the legs from the pin assemblies 24, 26, 28, 30, as illustrated in Figures 17A and 17B. For instance, removing one leg from pin assemblies 24, 26, 28, 30 to allow gate and or source- Kelvin driver on the PCB to only use two of the contacts (as opposed to four in the prior embodiments). The asymmetric approaches could be useful to maximize the amount of metal area used by external bussing.
  • the inner pin assemblies 26, 30 have both legs 26L, 30L, respectively.
  • Outer pin assemblies 24, 28 have one leg trimmed such that only one leg 24L, 28L remains for each of the pin assemblies 24, 28.
  • both the inner pin assemblies 26, 30 and the outer pin assemblies 24, 28 have one leg trimmed such that only one leg 24L, 26L, 28L, 30L remains for each of the pin assemblies 24, 26, 28, 30.
  • the terminal and pin assemblies 18-30 are formed from lead frame 44 and combine functionality to provide high current internal interconnections, bond wire locations, and external terminal contact surfaces. Portions or parts of the lead frame 44 attach both to the topside source pads of transistors Q1 , Q2 as well as to the substrate 14.
  • the lead frame 44 may attach to the various components in several ways, including soldering, sintering, conductive epoxy, laser welding, ultrasonic welding, etc. Surface enhancement features, such as holes, slots, feathered edges, etc. are referred as ‘solder or epoxy catches’ and may be used to enhance the strength of the bond, as shown in Figure 18.
  • the strip on the lead frame 44 that directly attaches to the topside source pads may have a few distinguishing features. It may have a variety of solder catch implementations, depending on the specific layout of the device being packaged. It may also include ripples (not pictured) between devices for thermal expansion stress relief and enhanced mold flow. Various bends in the lead frame 44 may be used as further means of stress relief.
  • the terminal and pin assemblies 18- 30 will be attached to bus bars, wires, printed circuit boards, etc. Vibration in the system may pull on the terminal and pin assemblies 18-30. It is desirable to not have these external forces push or pull on the power devices or bond wires. To this end, where needed, holes, and/or other retention features are placed in the lead frame 44 such that when it is are pulled on, the mold compound filling those holes takes the strain, not the sensitive internal components.
  • Holes 62 and/or other retention features in the lead frame 44 are placed matching the location of the hold down pins used in the transfer molding process. Ideally, these pins press directly on the substrate. These holes 62 provide clearance such that the pin can accomplish this. They also act as strain relief after the assembly is molded.
  • the lead frame 44 may be fabricated from sheet metal in either an etching or stamping process.
  • One example of this is presented in Figure 19A and 19B.
  • the contacts and inner features are joined to the external frame by narrow tabs.
  • To streamline processing in panels or magazines, much of the sheet metal begins flat. Only the inner bends are formed. Due to the multiple heated processes that the assembly requires during manufacturing production, thermal expansion slots are added to break up large copper areas. These limit the expansion and warpage of the assembly.
  • lead frame 44 After the lead frame 44 has been attached to the power devices and substrate, wire bonded, and then molded, it is trimmed away from the outer frame at the locations of the joining tabs. The bends of the external contacts are folded and formed, often with procedural steps and selective trimming.
  • lead frames 44 are often patterned into an array. These arrays are handled in multiple machines, often loaded from magazines or racks. Holes on the top and bottom edges are used for fixturing, positioning, keying, and handling.
  • An example lead frame array 64 with four lead frames 44 is shown in Figure 20. Specific features of the lead frames 44 and the lead frame array 64 will vary depending on product configuration, product size variations, and manufacturing equipment types.
  • a potential benefit of the illustrated embodiments is the ability to scale the principal layout up or down to best meet the power processing and budget requirements of a broad range of systems and applications.
  • the power module 10 can accommodate different combinations of device widths and lengths at various counts by parametrically stretching in the related dimension. Notably, scaling the power module 10 in this way will not reduce or limit the core benefits of the fundamental packaging approach. Examples of scalability are presented in Figures 5 and 21 , wherein Figure 5 illustrates a power module 10 that has three transistors Q1 (16) and three transistors Q2 (16), and Figure 21 illustrates a laterally stretched power module 10 that has six transistors Q1 (16) and six transistors Q2 (16).
  • a shared set of materials is desired to minimize the number of unique production tools required to manufacture the component.
  • an alternate form of scalability would be to keep the same substrate and lead frame layout and adjust the number of or scale of devices in a set footprint.
  • the devices could be widened in some cases (higher current) and narrowed in others (lower cost). Positions could also be depopulated, to reduce maximum power handling relative to a fully populated power module 10.
  • An example is provided in Figures 22A and 22B.
  • the power modules 10 in both Figures 22A and 22B are laterally stretched relative to that provided in Figure 5 to have five positions for transistors Q1 (16) and five positions for transistors Q2 (16).
  • the power module 10 of Figure 22A is fully populated with five transistors Q1 (16) and five transistors Q2 (16).
  • the power module 10 of Figure 22B is populated with three transistors Q1 (16) and three transistors Q2 (16).
  • two of the positions (unpopulated positions 70) in Figure 22B are intentionally left unpopulated and may correspond to a 40% reduction in power handling relative to that of Figure 22A, assuming the same type of components are employed in both scenarios.
  • only one transistor Q1 (16) and one transistor Q2 (16) are employed.
  • the scalability features allow for within-package optimization. It is also helpful to provide a design that can be enhanced or optimized externally as well.
  • the half-bridge legs of the power module 10 can be arranged to form many topology variations. In most cases, each of the respective V- and V+ terminal assemblies 18, 20 would be connected to the same low inductance bus bars.
  • the Mid-terminal assemblies 22 or AC output would either be (1 ) connected to parallel packages for higher currents, (2) kept separate for individual bridge legs, or (3) have some combination of both.
  • Figure 23 illustrates an example of paralleled configuration with laminated bussing, in which V-, V+ and MID-terminal assemblies of three power modules 10A, 10B and 10C are respectively connected in parallel to an elongated V- bus bar (not shown), an elongated V+ bus bar 72, and an elongated MID bus bar 74.
  • the number of power modules 10X in parallel can be increased or decreased to appropriately or best match the power requirements of the system. This feature allows for the same core product to be used in many systems of all power levels in a cost-effective manner.
  • Figure 24 illustrates an example of two half-FI bridge power modules 10A and 10B connected to form a single, full H-bridge circuit using appropriate bussing.
  • the V- terminal assembly (not shown) and V+ terminal assembly 22 of two power modules 10A and 10B are respectively connected in parallel to an elongated V- bus bar (not shown) and an elongated V+ bus bar 72.
  • a first MID-bus bar 74A is provided for the MID-terminal assembly 20 of power module 10A
  • a second MID-bus bar 74B is provided for the MID-terminal assembly 20 of power module 10B.
  • Figure 25 illustrates a three phase topology that has three bridge legs and employs laminated bussing.
  • Three power modules 10A, 10B, and 10C are provided.
  • the V- terminal assembly (not shown) and V+ terminal assembly 22 of power modules 10A, 10B, and 10C are respectively connected in parallel to the elongated V- bus bar (not shown) and the elongated V+ bus bar 72.
  • a first MID- bus bar 74A is provided for the MID-terminal assembly 20 of power module 10A
  • a second MID-bus bar 74B is provided for the MID-terminal assembly 20 of power module 10B
  • a third MID-bus bar 74C is provided for the MID-terminal assembly 20 of power module 10C.
  • Figure 26 demonstrates an arrangement that employs laminated bussing to provide three bridge legs with two power modules 10 in parallel per bridge leg.
  • power modules 10A and 10B are connected in parallel for the first leg
  • power modules 10C and 10D are connected in parallel for the second leg
  • power modules 10E and 10F are connected in parallel for the third leg using the three MID-bus bars 74A, 74B, and 74C.
  • Figure 27 is an isometric view of the top of the power module 100 with a housing 112.
  • Figure 28 is an isometric view of the bottom of the power module 100.
  • Figures 29 and 30 are isometric and plan views of the bottom of the power module 100 without the molded housing 112.
  • Figure 31 is an exploded view of the power module 100. The following description collectively references each of Figures 27-31.
  • the power devices 116 are transistors Q1 (i.e. Q1’, Q1”, Q1’”) and Q2 (i.e. Q2’, Q2”, Q2’”).
  • the V- terminal assembly 118 in this embodiment is still mounted over transistors Q2 (116) near side A of the power module 100.
  • the V- terminal assembly 118 is conductive and is directly attached to the source contacts on the top side of transistors Q2 to form the V- node of Figure 2.
  • Two opposing V+ terminal assemblies 122 are mounted to a first trace/pad 134 ( Figure 31) on the top surface of the substrate 114 near sides C and D.
  • the transistors Q1 are mounted on the substrate 114 such that the drains of transistors Q1 are directly attached to the first trace/pad 134. As such, the drains of transistors Q1 and the V+ terminal assemblies 122 form the V+ node of Figure 2.
  • the MID-terminal assembly 120 is mounted over transistors Q1 (116) near side B of the power module 100.
  • the MID-terminal assembly 120 is conductive and is directly attached to the source contacts on the top side of transistors Q1.
  • the MID-terminal assembly 120 includes integral jumpers 120J that extend to and directly attach to a second trace/pad 136, on which the drain contacts of transistors Q2 are directly attached. As such, the drain contacts of transistor Q2, the source contacts of transistor Q1 , and the MID-terminal assembly 20 form the MID node of Figure 2.
  • the gate and source-kelvin contacts (G1 , K1 ) for transistors Q1 are electrically coupled to pin assemblies 124, 126, respectively, using bond wires 132.
  • the gate and source-kelvin contacts (G2, K2) for transistors Q2 are electrically coupled to pin assemblies 128, 130, respectively, using bond wires 132.
  • the pin assemblies 124, 126, 128, 130 are directly mounted to the top surface of the substrate 114, such that they are electrically isolated from each other as well as from the high-power V-, V+, and MID-nodes.
  • pin assemblies 124, 126, 128, 130, V- terminal assembly 118, the opposing MID-terminal assembly 120, and the V+ terminal assemblies 122 are provided further below.
  • such designs may include additional pins or pin assemblies that provide input or output nodes for the electronics provided by the power module 100. These additional pins and pin assemblies may be used for current sensing, temperature sensing, biasing, and the like.
  • the power devices 116 which include transistors Q1 , Q2, are attached to the first and second traces 134, 136 at mounting locations 138 using device attach material 140.
  • the device attach material 140 may be a solder, adhesive, sintered metal, or the like that provides for mechanical structure, high current interconnection, and high thermal conductivity.
  • pin assemblies 118’, 120’, 124, 126, 128, 130, V- terminal assembly 118, the MID-terminal assembly 120, and the V+ terminal assembly 122 are formed from a single lead frame 144.
  • pin assembly 118’ is an extension from the V- terminal assembly 118
  • pin assembly 120’ is an extension from the MID-terminal assembly 120. More detail related to the shape and use of the pin assemblies 118’, 120’, 124, 126, 128, and 130 is provided further below.
  • the portions of the top of the power devices 116 and the substrate 114 that are connected to corresponding bottom portions of the V- terminal assembly 118, the MID-terminal assembly 120, and the V+ terminal assemblies 122 are connected using lead frame attach material 142.
  • the lead frame attach material 142 may be solder, adhesive, sintered metal, a laser weld, an ultrasonic weld, and the like that provides mechanical structure, high current interconnection, and high thermal conductivity.
  • the lead frame 144 is typically a metal contact strip for high current external connection and internal interconnection. Any contacts are joined together on a single sheet, often with multiple products per sheet, and processed as an array before being formed and singulated.
  • the bond wires 132 are typically used to connect the control contacts of the power devices 116 to the various pin assemblies 124, 126, 128, 130.
  • the bond wires 132 may be ultrasonically or thermosonically bonded large diameter wire capable of supporting relatively high current electrical interconnection.
  • the pin assemblies 126, 126, 128, 130 may be bonded directly to the power devices 116, to traces on the substrate 118, or the like. Since pin assemblies 118’ and 120’ are integral with and essentially extensions of the respective V- terminal assembly 118 and the MID-terminal assembly 120, no bond wires are necessary for these connections.
  • the housing 112 may be formed using a transfer or an injection molding process to provide mechanical structure and high voltage isolation.
  • the housing 112 encapsulates the internal parts of the power module 100.
  • the mold compound used for the housing 112 may be a transfer or compression molded epoxy molding compound (EMC) capable of providing mechanical structure, high voltage isolation, coefficient of thermal expansion (CTE) matching, and low humidity absorption.
  • EMC transfer or compression molded epoxy molding compound
  • the V- terminal assembly 118 includes an elongated first bar 118B, which resides between two terminal legs 118L.
  • a notable difference between the power module 10 described above and the power module 100 is that the V- terminal assembly 118 is reconfigured such that the V- terminal contacts 118C are located on the same sides as the V+ terminal contacts 122C of the V+ terminal assemblies 122.
  • This configuration may provide a slightly more optimized bus bar (bus bar 118B) with more overlap with the power devices 116(Q2) and less in-circuit inductance than with the power module 10 described above.
  • the V- terminal contacts 18C were both located on the one side opposite that of the MID-terminal contacts 20C of the MID terminal assembly 20.
  • the respective terminal legs 118L are shaped such that they extend outward from the first bar 118B toward opposing sides C and D of the power module 100, pass through one side of the housing 112, turn upward toward the top of the housing 112, and then turn inward over a portion of the top of the housing 112 to provide the respective and opposing V- terminal contacts 118C.
  • a distal portion of each of the terminal legs 118L is bent back over an intermediate portion thereof.
  • the bottom portions of the first bar 118B of the V- terminal assembly 118 are directly attached to the source contacts of transistors Q2 (power devices 116).
  • the V- terminal contacts 118C at the exposed distal ends of terminal legs 118L provide terminal contacts for the V- terminal assembly 118.
  • the MID-terminal assembly 120 includes an elongated second bar 120B, which resides between two terminal legs 120L. Together, the second bar 120B and the two terminal legs 120L form a U-shape in the illustrated embodiment. Other shapes are envisioned, such as T, V, and C-shapes. Each of the terminal legs 120L is shaped such that it extends outward from an end of the second bar 120B toward side B of the power module, passes through the side of the housing 112, and turns upward toward the top of the housing 112 at an angle between 75 and 105 degrees.. Other embodiments may include angles between 70 and 110 degrees, 80 and 100 degrees, 85 and 95 degrees, and 87 and 93 degrees. The exposed distal ends of terminal legs 120L provide MID-terminal contacts 120C for the MID-terminal assembly 120.
  • a second notable difference between power module 10 described above and the power module 100 is that the MID-terminal contacts 120C are not folded back over the bottom surface of the housing 112 as is done on the power module 10 (e.g. Figure 3). Like the pin assemblies 120’, 124, 126, the MID- terminal contacts 120C are substantially perpendicular relative to the plane in which the housing 112 resides.
  • the terminal legs 120L effectively form an L- shape, wherein the vertical portions of the terminal legs 120L form the MID- terminal contacts 120C.
  • the terminal legs 120L extend from the second bar 120B. Bottom portions of the second bar 120B of the MID-terminal assembly 120 are directly attached to source contacts of the transistors Q1 (power devices 116).
  • the MID-terminal assembly 120 in this embodiment also includes multiple (2) integrally formed jumpers 120J, which extend from the second bar 120B toward the first bar 118B of the V- terminal assembly 118.
  • the distal ends of the jumpers 20J are directly attached to the second trace 136 on the top surface of the substrate 114, as described above.
  • the jumpers 120J may be replaced with a single bar. Further, the number of jumpers 120J may vary from one embodiment to another. For example, three jumpers 120J were provided in power module 10, described above. In certain embodiments, there will be one jumper 120J per power device 116 that is coupled to the MID-terminal assembly 120.
  • the terminal legs and contacts 120L, 120C of the MID-terminal assembly 120 allow for welding to a thicker external bus bar using conventional and more readily available side welding operations. Since the MID- terminal assembly 120 carries the AC output of the power module 100, thicker bus bars may be preferred or required for higher current applications.
  • each of the opposing V+ terminal assemblies 122 one end is directly attached to the first trace 134 on the top of the substrate 114. From the substrate 114, each opposing terminal 122 extends outward toward sides C and D of the power module 100, passes through a respective side of the housing 112, turns upward toward the top of the housing 112, and then turns inward over a portion of the top of the housing 112. As such, a distal portion of each of the V+ terminal assemblies 122 is bent back over an intermediate portion thereof. The exposed distal ends of opposing terminals 122 provide terminal contacts 122C for the V+ terminal assemblies 122.
  • pin assemblies 126 and 130 are T-shaped and each include a pin bar 126B, 130B and pin legs 126L, 130L, which extend from central portions of the respective pin bars 126, 130.
  • the pin legs 126L, 130L extend laterally outward from the respective pin bars 130B prior to turning approximately 90 degrees toward the bottom side of the power module 100.
  • Pin assemblies 124 and 128 are generally L-shaped and each include a pin bar 124B, 128B and pin legs 124L, 128L, which extend from distal portions of the respective pin bars 126, 130.
  • the pin legs 126L, 130L extend laterally outward from the respective pin bars 126B, 130B, turn toward the pin legs 126L, 130L of the pin assembles 126, 130, turn approximately 90 degrees outward, and then turn approximately 90 degrees toward the bottom side of the power module 100.
  • Other embodiments may include angles between 75 and 105 degrees, 70 and 110 degrees, 80 and 100 degrees, 85 and 95 degrees, and 87 and 93 degrees.
  • Pin assemblies 118’ and 120’ which are essentially additional pin legs, are integral extensions of terminal legs 118L and 120L of the respective the V- terminal assembly 118 and the MID-terminal assembly 120.
  • Pin assembly 118’ extends laterally from the bus bar 118B and/or the terminal leg 118L prior to turning approximately 90 degrees toward the bottom side of the power module 100 and ultimately running alongside of pin leg 130L of pin assembly 130.
  • Pin assembly 120’ extends laterally from the bus bar 120B and/or the terminal leg 120L prior to turning between 75 and 105 degrees toward the bottom side of the power module 100 and ultimately running alongside of pin leg 126L of pin assembly 126.
  • pin leg 130L of pin assembly 130 resides between end portions of pin assembly 118’ and pin leg 128L of pin assembly 128.
  • Other embodiments may include angles between 70 and 110 degrees, 80 and 100 degrees, 85 and 95 degrees, and 87 and 93 degrees.
  • pin assembly 118’ By having pin assembly 118’ extend directly from the V- terminal assembly 118, pin assembly 118’ can be used to sense currents and overcurrent events by analyzing the voltage difference between the pin assembly 118’ and pin assembly 130L, which correspond to the V- and the low side source Kelvin signal voltages (K2).
  • pin assembly 120’ By having pin assembly 120’ extend directly from the MID-terminal assembly 120, pin assembly 120’ can be used to sense current and overcurrent events by analyzing the voltage difference between the pin assembly 120’ and pin assembly 126, which correspond to the V- and the high side source Kelvin signal voltages (K1).
  • pin assembly 118’ and pin assembly 120’ correspond to the S2 and S1 signals, respectively, on Figure 1 B.
  • Figure 1 A and Figure 1 B are essentially identical wherein the S1 and S2 terminals correspond to the pin assemblies 120’ and 118’ for the current embodiment.
  • the bond wires 132 electrically connect the power devices 116 to the pin bars 124B, 126B, 128B, 130B of the pin assemblies 124, 126, 128, 130.
  • the internal workings of the power module 100 are encased by a protective plastic or epoxy housing 112 through transfer molding, compression molding, injection molding, or similar process. Several notable features of the housing 112 are highlighted and discussed below.
  • the backside metal of the power substrate 114 is exposed on the underside of the power module 100 to provide a thermal pad 156.
  • the thermal pad 156 is used as a thermal contact surface to remove heat from the power module 100.
  • the thermal pad 156 may be sintered, soldered, epoxied, or similarly attached to a heat sink or cold plate (not shown) to further assist the removal of waste heat from the power module 100.
  • FIG. 112 Features in the housing 112 may vary based on the manufacturing method.
  • the embodiment illustrated is representative of the structural characteristics of transfer molding. As illustrated in Figure 27, there are four hold down pin vestiges 157 shown, but there may be more or fewer depending on the overall size of the power module 100. Hold-down pins (not shown) press down directly on the power substrate during the transfer molding process to limit the amount of plastic bleed or flash on the exposed portion of the thermal pad 156. This ensures that the thermal surface is free of debris and capable of acting to remove heat efficiently. There are also ejector marks 158 around the perimeter of the housing 112.
  • the ejector marks 158 are small recesses created by ejector pins (not shown) that are used to remove the power module 100 from the mold (not shown) while it is still hot. Specific locations and associated geometries of these features will vary depending on specific product size and implementation. [00173] Clearance and creepage may be important aspects for a high voltage product. Between conductors at different voltage potentials, clearance is the shortest direct path in air between the conductors. Creepage is the shortest direct path along a surface between the conductors. Meeting safety standards is a challenge and is often at odds with manufacturing method (tooling, epoxy flow, etc.) and product size (footprint and power density). For small transfer molded packages, particularly low profile and high voltage SiC based products, reaching a suitable balance is difficult.
  • the clearance distances are adequate and within standards.
  • creepage extenders 60 may be used, such as those illustrated in Figures 14A and 14B for the earlier described power module 10. Creepage extenders 60 are grooves, ripples, or other surface enhancements that extend the surface distance between conductors at different potentials.
  • the power loop is a high voltage, high current path through the transistors Q1 , Q2 for delivering power to a load via the drain (or collector) and source (or emitter) of the transistors Q1 , Q2, wherein the load is typically connected to the MID-terminal assembly 120.
  • the signal loop is a low voltage, low current path through the gates G1 , G2 (or bases) and the sources S (or emitters) of transistors Q1 , Q2.
  • the gate-source (or base- emitter) signal path actuates the transistors Q1 , Q2 to effectively turn-on or turn off the transistors Q1 , Q2.
  • the signal loop may also entail the source-Kelvin connections K1 , K2 of the transistors Q1 , Q2.
  • the power loop effectively runs between the V+ terminal assembly 122 and the V- terminal assembly 118.
  • the V+ terminal assembly 122 and the V- terminal assembly 118 are typically connected across a DC supply, such as a battery in parallel with a large capacitance.
  • the opposing V+ terminal assemblies 122 are directly attached to opposing ends of the first trace 134 on the substrate 114. Power flows into the power module 100 through the contacts 122C and legs 122L of the two V+ terminal assemblies 122. As such, power flows onto the opposing ends of the first trace 134 on the substrate 114 via the terminal assemblies 122 and over to the drain contacts of transistors Q1.
  • the drain contacts of transistors Q1 are on the bottoms of the transistors Q1 and are also directly attached to the second trace 136.
  • the transistors Q1 are attached to the first trace 134 between the points where the two V+ terminal assemblies 22 are attached to the first trace 134, and the transistors Q1 are equally spaced apart from one another and the points of attachment for the two V+ terminal assemblies 122.
  • the sources of transistors Q1 are attached to the bottom side of the second bar 120B of the mid terminal assembly 20 at the embossments E.
  • the mid-terminal jumpers 120J of the mid terminal assembly 120 connect the second bar 120B of the mid terminal assembly 120 to the second trace 136 on the substrate 114.
  • the drains of the transistors Q2 are directly attached to the second trace 136 and are equally spaced apart from one another. From the drains of the transistors Q2, power flows up through transistors Q2 to the sources of transistors Q2.
  • the sources of transistors Q2 are directly connected to the bottom side of the first bar 118B of the V- terminal assembly 118 at the embossments E. As such, power flows along the first bar 118B to the contacts 118C of the V- terminal assembly 118 via the opposing legs 118L
  • multiple embossments E may be provided in each of the first bar 118B of the V- terminal assembly and the second bar 120B of the MID-terminal assembly.
  • the embossments E are provided over each of the power devices 116 and function to extend portions of the first bar 118B and the second bar 120B downward toward the tops of the power devices.
  • the remaining non-embossed portions of the first bar 118B and the second bar 120B allow more space between the top of the substrate 114 and the bottom of the first bar 118B and the second bar 120B.
  • the extra space aids in the fabrication of the housing 112 by reducing the amount of pressure necessary to cause the mold compound used to form the housing 112 to flow into and fill this area.
  • the first bar 118B and the second bar 120B also have recessed areas that correspond to the hold down locations on the substrate 114.
  • hold down pins (not shown) are used in the transfer molding process wherein the hold down pins generally press directly on the substrate 114 to hold certain or all of the components of the power module 100 in place while the housing 112 is being formed.
  • the current sharing between devices is balanced and smaller external contacts can be used, which helps with lead frame panelization, and inductance is greatly reduced by shortening the overall current paths of the power loop.
  • the contacts 118C, 120C, and 122C of the V- terminal assembly 118, the MID-terminal assembly 120, and the V+ terminal assemblies 122 may be electrically connected external interconnections using laser welds, solder, ultrasonic welds, mechanical bonds (clamps, springs, etc.), conductive adhesives, or any other conductive bond.
  • the signal loops, or the gate and source connections, for each transistor (Q1 , Q2) position also benefit from a low impedance to minimize voltage stresses on the gates of the transistors Q1 , Q2 during switching. Further, the power loops and signal loops are independent of each other to enable low switching loss with fast, well controlled dynamics.
  • the internal signal loops for this embodiment are similar to those illustrated in Figure 11. The signal loop for transistor Q1 flows onto and through the G1 pin assembly 124 and then through a bond wire 132 to the gate contact of transistor Q1 , where the signal is presented to transistor Q1. The signal loop flows from transistor Q1 via the source contact of transistor Q1. From the source contact, the signal loop flows through another bond wire 132 directly to and through the K1 pin assembly 126.
  • the signal loop for transistor Q2 flows onto and through the G2 pin assembly 128 and then through a bond wire 132 to the gate contact of transistor Q2, where the signal is presented to transistor Q2.
  • the signal loop flows from transistor Q2 via the source contact of transistor Q2. From the source contact, the signal loop flows through another bond wire 132 directly to and through the K2 pin assembly 130.
  • this is a true source-Kelvin implementation in which the power and signal loops are completely independent.
  • edge power contacts such as those for the V- and MID-terminal assemblies 118, 120 may be inset from the edge of the housing 112, in comparison to the signal contacts, such as the pin assemblies 124, 126, 128, 130.
  • the signal contacts provided by pin assemblies 124, 126, 128, 130 need more room to better accommodate the bond wires 132 from the devices; therefore, their housing section extends out from the edge of the overall housing 112. This contoured feature allows for inductance optimization for each of the independent power and signal loops.
  • the terminal and pin assemblies 118-130 are formed from a lead frame 144 and combine functionality to provide high current internal interconnections, bond wire locations, and external terminal contact surfaces. Portions or parts of the lead frame 144 attach both to the topside source pads of transistors Q1 , Q2 as well as to the substrate 114.
  • the lead frame 144 may attach to the various components in several ways, including soldering, sintering, conductive epoxy, laser welding, ultrasonic welding, etc.
  • Surface enhancement features, such as holes, slots, feathered edges, etc. are referred as ‘solder or epoxy catches’ and may be used to enhance the strength of the bond, as shown in Figure 18.
  • the strip on the lead frame 144 that directly attaches to the topside source pads may have a few distinguishing features. It may have a variety of solder catch implementations, depending on the specific layout of the device being packaged. It may also include ripples (not pictured) between devices for thermal expansion stress relief and enhanced mold flow. Various bends in the lead frame 144 may be used as further means of stress relief.
  • the lead frame 144 may be fabricated from sheet metal in either an etching or stamping process.
  • One example of this is presented in Figures 33A and 33B.
  • the contacts and inner features are joined to the external frame by narrow tabs.
  • To streamline processing in panels or magazines, much of the sheet metal begins flat. Only the inner bends are formed. Due to the multiple heated processes that the assembly requires during manufacturing production, thermal expansion slots are added to break up large copper areas. These limit the expansion and warpage of the assembly.
  • the lead frame 144 After the lead frame 144 has been attached to the power devices 116 and substrate 114, wire bonded, and then molded, it is trimmed away from the outer frame at the locations of the joining tabs. The bends of the external contacts are folded and formed, often with procedural steps and selective trimming.
  • lead frames 144 are often patterned into an array. These arrays are handled in multiple machines, often loaded from magazines or racks. Holes on the top and bottom edges are used for fixturing, positioning, keying, and handling.
  • An example lead frame array 164 with four lead frames 144 is shown in Figure 34. Specific features of the lead frames 144 and the lead frame array 164 will vary depending on product configuration, product size variations, and manufacturing equipment types.
  • Figures 35 and 36 are bottom and top isometric views of a wider variant of the power module 100.
  • the wider variants support inclusion of more power devices 116 for the low and high-side transistors, which generally corresponds to higher power handling capabilities for the power module 100.
  • the power module 10 and power module 100 described above have many of the same elements as well as several unique elements. Each of these elements can be combined in any combination.
  • the embossments E and the unique pin assemblies 118’, 120’, 124, 126, 128, 130 may be incorporated in the power module 10.
  • SiC Silicon Carbide power devices offer a high level of performance benefits, including high voltage blocking, low on-resistance, high current, fast switching, low switching losses, high junction temperatures, and high thermal conductivity. Ultimately, these characteristics result in a notable increase in potential power density, which is power processed per area or volume.
  • the present disclosure relates to, but is not limited to the following:

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Inverter Devices (AREA)
  • Geometry (AREA)

Abstract

La présente divulgation concerne un module d'alimentation comprenant un substrat, des première et seconde pluralités de dispositifs d'alimentation verticaux, et des premier et second ensembles bornes. Le substrat possède une surface supérieure présentant une première trace et une seconde trace. La première pluralité de dispositifs d'alimentation verticaux et une seconde pluralité de dispositifs d'alimentation verticaux sont électriquement couplées pour former une partie d'un circuit d'alimentation. La première pluralité de dispositifs d'alimentation verticaux est couplée électriquement et accouplée mécaniquement directement entre la première trace et une partie inférieure d'une première barre allongée du premier ensemble bornes. La seconde pluralité de dispositifs d'alimentation verticaux est couplée électriquement et accouplée mécaniquement directement entre la seconde trace et une partie inférieure d'une seconde barre allongée du second ensemble bornes.
EP22723288.1A 2021-04-23 2022-04-21 Module d'alimentation Pending EP4327360A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US17/239,418 US11721617B2 (en) 2020-04-07 2021-04-23 Power module
PCT/US2022/025680 WO2022226142A1 (fr) 2021-04-23 2022-04-21 Module d'alimentation

Publications (1)

Publication Number Publication Date
EP4327360A1 true EP4327360A1 (fr) 2024-02-28

Family

ID=81648212

Family Applications (1)

Application Number Title Priority Date Filing Date
EP22723288.1A Pending EP4327360A1 (fr) 2021-04-23 2022-04-21 Module d'alimentation

Country Status (5)

Country Link
EP (1) EP4327360A1 (fr)
JP (1) JP2023549420A (fr)
KR (1) KR102643499B1 (fr)
CN (1) CN117981076A (fr)
WO (1) WO2022226142A1 (fr)

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003234442A (ja) 2002-02-06 2003-08-22 Hitachi Ltd 半導体装置及びその製造方法
JP5469932B2 (ja) * 2009-06-30 2014-04-16 株式会社 日立パワーデバイス パワーモジュール及びそれを用いた車両用インバータ
US9095054B1 (en) * 2012-10-12 2015-07-28 Arkansas Power Electronics International, Inc. High temperature equalized electrical parasitic power packaging method for many paralleled semiconductor power devices
CN107546214B (zh) * 2016-06-23 2020-02-07 台达电子工业股份有限公司 功率模块封装结构
US10212838B2 (en) 2017-01-13 2019-02-19 Cree Fayetteville, Inc. High power multilayer module having low inductance and fast switching for paralleling power devices
US11735488B2 (en) * 2020-04-07 2023-08-22 Wolfspeed, Inc. Power module
US11721617B2 (en) * 2020-04-07 2023-08-08 Wolfspeed, Inc. Power module

Also Published As

Publication number Publication date
JP2023549420A (ja) 2023-11-24
KR20230079238A (ko) 2023-06-05
CN117981076A (zh) 2024-05-03
WO2022226142A1 (fr) 2022-10-27
KR102643499B1 (ko) 2024-03-07

Similar Documents

Publication Publication Date Title
US11735488B2 (en) Power module
US11721617B2 (en) Power module
KR102328447B1 (ko) 전력 디바이스들을 병렬화하기 위한 저 인덕턴스 및 고속 스위칭을 갖는 고 전력 다층 모듈
JP7153649B2 (ja) ゲートパスインダクタンスが低いパワー半導体モジュール
TWI716075B (zh) 功率模組
US20110278706A1 (en) Power Electronic Device Package
CN113903728A (zh) 功率半导体模块
JP2023544138A (ja) 統合信号ボードを備えたエレベーテッドパワープレーンを有するパワーモジュール及びその実装プロセス
US8018730B2 (en) Power converter apparatus
WO2022226142A1 (fr) Module d'alimentation
US20230146272A1 (en) Semiconductor apparatus
JP2002238260A (ja) 半導体装置
US20240213124A1 (en) Power electronics package layouts, structures, and/or configurations for one or more power devices and processes implementing the same
US11923344B2 (en) Compact power module
US20230363097A1 (en) Dual inline power module
US20230411359A1 (en) Power module
CN218647917U (zh) 一种功率模块
CN218647940U (zh) 一种功率模块
EP4283670A2 (fr) Modules de puissance moulés
US20240162197A1 (en) Scalable power semiconductor device package with low inductance

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: UNKNOWN

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20230510

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20240522