EP4250054A1 - Vorspannungsschaltung mit einstellbarem ausgang, chip und kommunikationsendgerät - Google Patents

Vorspannungsschaltung mit einstellbarem ausgang, chip und kommunikationsendgerät Download PDF

Info

Publication number
EP4250054A1
EP4250054A1 EP21894037.7A EP21894037A EP4250054A1 EP 4250054 A1 EP4250054 A1 EP 4250054A1 EP 21894037 A EP21894037 A EP 21894037A EP 4250054 A1 EP4250054 A1 EP 4250054A1
Authority
EP
European Patent Office
Prior art keywords
voltage
transmission gate
pmos transistor
gate switch
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
EP21894037.7A
Other languages
English (en)
French (fr)
Inventor
Chenyang GAO
Sheng Lin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Vanchip Tianjin Electronic Technology Co Ltd
Original Assignee
Vanchip Tianjin Electronic Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Vanchip Tianjin Electronic Technology Co Ltd filed Critical Vanchip Tianjin Electronic Technology Co Ltd
Publication of EP4250054A1 publication Critical patent/EP4250054A1/de
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/30—Regulators using the difference between the base-emitter voltages of two bipolar transistors operating at different current densities
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
    • G05F1/565—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor
    • G05F1/567—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor for temperature compensation
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/468—Regulating voltage or current wherein the variable actually regulated by the final control device is dc characterised by reference voltage circuitry, e.g. soft start, remote shutdown

Definitions

  • the present disclosure relates to a voltage bias circuit with an adjustable output, an integrated circuit chip including the voltage bias circuit, and a corresponding communication terminal, and belongs to the technical field of integrated circuits.
  • a bias circuit for providing a direct current working point for a radio frequency front-end module is the first one needed to meet the requirements.
  • the performance of the radio frequency front-end module is closely related to the working state of the bias circuit. Because it is needed to repeatedly debug the radio frequency front-end module during research and development and application, the scale and quantity of portable communication terminals (mainly mobile phones and tablet computers) are huge and the application environment is complicated, so it is very important to provide a high-flexibility direct current working point for the radio frequency front-end module. Otherwise, the development of the new generation of communication technology might be greatly limited.
  • a bandgap voltage reference circuit (bandgap for short) and a low dropout regulator (LDO for short) are common typical voltage bias circuits, and the flexibility of the radio frequency front-end module (mainly a power amplifier) depends on the flexibility of the output voltage of the bandgap and the LDO. That is, the more flexible the output voltage of the bandgap and the LDO is, the easier the radio frequency front-end module achieves better performance, and the more the communication terminal can adapt to a complicated application environment.
  • output voltages of an existing bandgap and an existing LDO are simple, an output voltage with any temperature coefficient and any value cannot be achieved on the same circuit module, and the low flexibility limits the research and development and debugging of the radio frequency front-end module as well as the application of the communication terminal.
  • the primary technical problem to be solved by the present disclosure is to provide a voltage bias circuit with an adjustable output.
  • Another technical problem to be solved by the present disclosure is to provide an integrated circuit chip including the above voltage bias circuit and a corresponding communication terminal.
  • the bandgap voltage reference unit includes an operational amplifier, a first PMOS transistor, a second PMOS transistor, a third PMOS transistor, a first resistor, a first bipolar transistor, a second bipolar transistor, a third bipolar transistor and a resistance voltage-dividing network; a non-inverting input terminal of the operational amplifier is connected to a drain electrode of the first PMOS transistor and one end of the first resistor, and the other end of the first resistor is connected to an emitting electrode of the first bipolar transistor; an inverting input terminal of the operational amplifier is connected to a drain electrode of the second PMOS transistor and an emitting electrode of the second bipolar transistor; an output terminal of the operational amplifier is connected to grid electrodes of the first PMOS transistor, the second PMOS transistor and the third PMOS transistor; a drain electrode of the third PMOS transistor is connected to one end of the resistance voltage-dividing network, and the other end of the resistance voltage-dividing network is connected to an emitting electrode of the third bipolar transistor; an output terminal of the resistance voltage-dividing
  • the resistance voltage-dividing network is formed by connecting a plurality of second resistors in series; and different resistance nodes of the resistance voltage-dividing network correspondingly output voltages with different temperature coefficients and different values.
  • the low-dropout linear voltage regulation unit includes an error amplifier, a power transistor and a feedback resistance network; a non-inverting input terminal of the error amplifier is connected to the first transmission gate switch unit; an inverting input terminal of the error amplifier is connected to the feedback resistance network through the second transmission gate switch unit; an output terminal of the error amplifier is connected to a grid electrode of the power transistor; a drain electrode of the power transistor is connected to one end of the feedback resistance network, and the other end of the feedback resistance network is grounded; and a source electrode of the power transistor is connected to the supply voltage.
  • the feedback resistance network is formed by connecting a plurality of third resistors in series; and each resistance feedback node correspondingly outputs different gain coefficients.
  • the logic encoding control unit is a binary encoding circuit formed by an NOT gate circuit and an AND gate circuit.
  • the first transmission gate switch unit includes a plurality of first transmission gate switches; each first transmission gate switch includes a tenth PMOS transistor, a seventh NMOS transistor and a first phase inverter; a source electrode of each tenth PMOS transistor is connected to a drain electrode of the corresponding seventh NMOS transistor to be used as a corresponding input terminal of the first transmission gate switch, and is configured to connect a resistance node corresponding to the resistance voltage-dividing network; a drain electrode of each tenth PMOS transistor is connected to a source electrode of the corresponding seventh NMOS transistor to be used as an output terminal of the corresponding first transmission gate switch, and is configured to connect a non-inverting input terminal of the error amplifier; a grid electrode of each seventh NMOS transistor is connected to a corresponding output terminal of the logic encoding control unit and an input terminal of the corresponding first phase inverter; and an output terminal of each first phase inverter is connected to a grid electrode of the corresponding tenth PMOS transistor.
  • the second transmission gate switch unit includes a plurality of second transmission gate switches; each second transmission gate switch includes an eleventh PMOS transistor, an eighth NMOS transistor and a second phase inverter; a source electrode of each eleventh PMOS transistor is connected to a drain electrode of the corresponding eighth NMOS transistor to be used as an input terminal of the corresponding second transmission gate switch, and is configured to connect a corresponding resistance feedback node of the feedback resistance network; a drain electrode of each eleventh PMOS transistor is connected to a source electrode of the corresponding eighth NMOS transistor to be used as an output terminal of the corresponding second transmission gate switch, and is configured to connect an inverting input terminal of the error amplifier; a grid electrode of each eighth NMOS transistor is connected to the corresponding output terminal of the logic encoding control unit and an input terminal of the corresponding second phase inverter; and an output terminal of each second phase inverter is connected to a grid electrode of the corresponding eleventh PMOS transistor.
  • an integrated circuit chip is provided; and the integrated circuit chip includes the above voltage bias circuit.
  • a communication terminal is provided; and the communication terminal includes the above voltage bias circuit.
  • the resistance voltage-driving network and the feedback resistance network are correspondingly arranged in the bandgap voltage reference unit and the low-dropout linear voltage regulation unit, so as to generate a plurality of voltages with different temperature coefficients and different values, and different gain coefficients;
  • the logic encoding control unit is configured to control the corresponding transmission gate switch unit to select the input reference voltage with the required value and temperature coefficient, and the required gain coefficient, so as to output the voltage with the required value and temperature coefficient;
  • a suitable bias state is provided for a radio frequency front-end module, such that the radio frequency front-end module realizes better performance, and the communication terminal has better flexibility and adaptability in a complicated environment.
  • a typical voltage bias circuit includes a bandgap voltage reference unit 101 and a low-dropout linear voltage regulation unit 102.
  • the bandgap voltage reference unit is configured to generate a reference voltage Vref which has a zero temperature coefficient and is not affected by a supply voltage, and then provide the reference voltage Vref to the low-dropout linear voltage regulation unit 102 as an input reference voltage.
  • the low-dropout linear voltage regulation unit 102 includes an error amplifier 201, a power transistor 202 and a feedback resistance network 203.
  • the feedback resistance network 203 includes a resistor Rf1 and a resistor Rf2.
  • V out Rf 1 + Rf 2 Rf 2 ⁇ Vref , in the formula, Rf 1 + Rf 2 Rf 2 can be called a gain coefficient, and its magnitude is determined by a proportional relationship between the resistor Rf1 and the resistor Rf2.
  • the output voltage Vout is determined by the reference voltage Vref of the bandgap voltage reference unit 101 and the gain coefficient of the low-dropout linear voltage regulation unit 102 together.
  • an embodiment of the present disclosure provides a voltage bias circuit with an adjustable output, which is configured to provide voltages with different temperature coefficients and different values for the radio frequency front-end module. As shown in FIG.
  • the voltage bias circuit includes a bandgap voltage reference unit 301, a low-dropout linear voltage regulation unit 302, a first transmission gate switch unit 303, a logic encoding control unit 304 and a second transmission gate switch unit 306;
  • the bandgap voltage reference unit 301 and the low-dropout linear voltage regulation unit 302 are connected to a supply voltage (VDD);
  • the bandgap voltage reference unit 301 is connected to the low-dropout linear voltage regulation unit 302 through the first transmission gate switch unit 303;
  • the low-dropout linear voltage regulation unit 302 is connected to the second transmission gate switch unit 306;
  • the logic encoding control unit 304 is connected to the first transmission gate switch unit 303 and the second transmission gate switch unit 306.
  • the logic encoding control unit 304 is configured to control the first transmission gate switch unit 303 to select a voltage with a required value and temperature coefficient from a plurality of voltages with different temperature coefficients and different values generated by the band-gap voltage reference unit 301, and the voltage is outputted to the low-dropout linear voltage regulation unit 302 to serve as an input reference voltage of the low-dropout linear voltage regulation unit 302; meanwhile, the logic encoding control unit 304 controls the second transmission gate switch unit 306 to select a corresponding required gain coefficient from a plurality of gain coefficients of the low-dropout linear voltage regulation unit 302, and a negative feedback closed-loop system is formed through the low-dropout linear voltage regulation unit 302, thus the voltage of a gain coefficient feedback node is approximately equal to the input reference voltage, and then the voltage with the required value and temperature coefficient is outputted; a suitable proper bias state is provided for the radio frequency front-end module, such that the radio frequency front-end module realizes better performance, and the communication terminal has better application in a complicated
  • the bandgap voltage reference unit 301 is configured to generate a plurality of voltages with different temperature coefficients and different values. The quantity of the voltages with different temperature coefficients and different values generated by the bandgap voltage reference unit 301 is adjusted according to the quantity actually required by the radio frequency front-end module. As shown in FIG. 3 , the bandgap voltage reference unit 301 includes an operational amplifier A1, a first PMOS transistor 701, a second PMOS transistor 702, a third PMOS transistor 703, a first resistor R1, a first bipolar transistor 706, a second bipolar transistor 707, a third bipolar transistor 708 and a resistance voltage-dividing network 709.
  • a non-inverting input terminal of the operational amplifier A1 is connected to a drain electrode of the first PMOS transistor 701 and one end of the first resistor R1, and the other end of the first resistor R1 is connected to an emitting electrode of the first bipolar transistor 706; an inverting input terminal of the operational amplifier A1 is connected to a drain electrode of the second PMOS transistor 702 and an emitting electrode of the second bipolar transistor 707; an output terminal of the operational amplifier A1 is connected to grid electrodes of the first PMOS transistor 701, the second PMOS transistor 702 and the third PMOS transistor 703; a drain electrode of the third PMOS transistor 703 is connected to one end of the resistance voltage-dividing network 709, and the other end of the resistance voltage-dividing network 709 is connected to an emitting electrode of the third bipolar transistor 708; an output terminal of the resistance voltage-dividing network 709 is connected to the first transmission gate switch unit 303; source electrodes of the first PMOS transistor 701, the second PMOS transistor 702 and the third PMOS transistor 703 are connected
  • the resistance voltage-dividing network 709 is formed by connecting a plurality of second resistors (resistors R2_A, R2_B, R2_C ... R2_N) in series; and a plurality of voltages (Vref1, Vref2... Vrefn) with different temperature coefficients and different values are generated by resistance voltage-dividing, that is, different resistance nodes of the resistance voltage-dividing network 709 correspondingly output the voltages with different temperature coefficients and different values.
  • the logic encoding control unit 304 is configured to control an on-off state of the first transmission gate switch unit 303, such that a voltage with a required value and temperature coefficient can be selected from the plurality of voltages with different temperature coefficients and different values generated by the resistance voltage-dividing network 709, and the different voltages are provided for the low-dropout linear voltage regulation unit 302 to serve as input reference voltages so as to realize the diversity of the input reference voltages.
  • the adjustable precision of the output voltage of the voltage bias circuit with the adjustable output is determined by the proportion of the second resistors in the resistance voltage-dividing network 709, and the resistance voltage-dividing network 709 with a proper proportion can be designed according to the value and temperature coefficient precision of the voltage required by application.
  • the low-dropout linear voltage regulation unit 302 includes an error amplifier 401, a power transistor 402 and a feedback resistance network 403; a non-inverting input terminal of the error amplifier 401 is connected to the first transmission gate switch unit 303, and an inverting input terminal of the error amplifier 401 is connected to the feedback resistance network 403 through the second transmission gate switch unit 306; an output terminal of the error amplifier 401 is connected to a grid electrode of the power transistor 402; a drain electrode of the power transistor 402 is connected to one end of the feedback resistance network 403, and the other end of the feedback resistance network 403 is grounded; and a source electrode of the power transistor 402 is connected to the VDD.
  • the feedback resistance network 403 is formed by connecting a plurality of third resistors (Rf2_A, Rf2_B, Rf2_C... Rf2_H) in series; and different resistance feedback nodes (Vfb_A, Vfb_B, Vfb_C... Vfb_H) in the feedback resistance network 403 correspond to different gain coefficients.
  • the error amplifier 401, the power transistor 402 and the feedback resistance network 403 form a negative feedback closed-loop system, so that the voltages of the non-inverting input terminal and the inverting input terminal of the error amplifier 401 are approximately equal, and then the clamping of an input reference voltage node and a resistance feedback node (namely a gain coefficient feedback node) of the error amplifier 401 is realized, namely the voltage of the resistance feedback node is approximately equal to the input reference voltage.
  • a resistance feedback node is arranged between every two adjacent third resistors in the feedback resistance network 403; and the resistance feedback nodes correspond to different voltages, and each resistance feedback node correspondingly outputs a different gain coefficient so as to realize the diversity of the gain coefficients.
  • the adjustable precision of the output voltage gain coefficient of the voltage bias circuit with the adjustable output is determined by the proportion of the third resistors in the feedback resistance network 403, and the feedback resistance network 403 with a proper proportion can be designed according to the gain coefficient of the voltage required by the application.
  • the error amplifier 401 includes a fourth PMOS transistor 601, a fifth PMOS transistor 602, a first NMOS transistor 603, a second NMOS transistor 604, a sixth PMOS transistor 605, a seventh PMOS transistor 606, a third NMOS transistor 607, a fourth NMOS transistor 608, a fifth NMOS transistor 609, a sixth NMOS transistor 610, an eighth PMOS transistor 611 and a ninth PMOS transistor 612;
  • a grid electrode of the fourth PMOS transistor 601 is used as the non-inverting input terminal of the error amplifier 401, and is configured to connect the first transmission gate switch unit 303;
  • a grid electrode of the fifth PMOS transistor 602 is used as the inverting input terminal of the error amplifier 401, and is configured to connect the second transmission gate switch unit 306;
  • a drain electrode of the fourth PMOS transistor 601 is connected to a grid electrode and a drain electrode of the first NMOS transistor 603 and a grid electrode of the second NMOS transistor 604;
  • the fourth PMOS transistor 601 and the fifth PMOS transistor 602 are input amplification geminate transistors; the first NMOS transistor 603 and the second NMOS transistor 604, the sixth PMOS transistor 605 and the seventh PMOS transistor 606, the third NMOS transistor 607 and the fourth NMOS transistor 608, the fifth NMOS transistor 609 and the sixth NMOS transistor 610, and the eighth PMOS transistor 611 and the ninth PMOS transistor 612 form mirror current mirrors respectively.
  • the bias current Ibias is mirrored through the fifth NMOS transistor 609 and the sixth NMOS transistor 610, and the eighth PMOS transistor 611 and the ninth PMOS transistor 612 to provide current bias for the fourth PMOS transistor 601 and the fifth PMOS transistor 602.
  • the fourth PMOS transistor 601 receives the voltage with the required value and temperature coefficient provided by the bandgap voltage reference unit 301 as a reference input voltage of the low-dropout linear voltage regulation unit; and the fifth PMOS transistor 602 receives a resistance feedback node corresponding to the required gain coefficient provided by the feedback resistance network 403, and is mirrored through the first NMOS transistor 603 and the second NMOS transistor 604, the sixth PMOS transistor 605 and the seventh PMOS transistor 606, and the third NMOS transistor 607 and the fourth NMOS transistor 608.
  • the error amplifier 401 is an operational amplifier with a current mirror load.
  • the error amplifier, the power transistor and the feedback resistance network of the low-dropout linear voltage regulation unit form a negative feedback closed-loop system, so that the voltages of the non-inverting input terminal and the inverting input terminal of the error amplifier are approximately equal, and the clamping of the input reference voltage node and the resistance feedback node is realized, namely the voltage of the resistance feedback node is approximately equal to the input reference voltage.
  • the logic encoding control unit 304 is to generate a plurality of logic combinations by using a plurality of fewer logic control bits so as to control the first transmission gate switch unit 303 and the second transmission gate switch unit 306 to select different input reference voltages and different gain coefficients, thereby realizing a plurality of different voltage combinations.
  • the logic encoding control unit 304 can be a binary encoding circuit composed of an NOT gate circuit and an AND gate circuit; and for example, the logic encoding control unit 304 can be a binary encoding circuit such as 2-4 encoding circuits, 3-8 encoding circuits, and 4-16 encoding circuits.
  • the quantity of the logic control bits of the logic encoding control unit 304 is determined by the type of the voltage required to be outputted and the mode of logic encoding, and the voltage types are realized as much as possible by using the logic control bits as few as possible in general so as to adapt to more application requirements. That is, the quantity of control levels generated by the logic encoding control unit 304 is determined by the quantity of the voltage with the temperature coefficient and value required by the radio frequency front-end module.
  • logic control bits Reg0 ⁇ 2>, Reg0 ⁇ 1> and Reg0 ⁇ 0> firstly pass through the NOT gate circuit in sequence to obtain levels Reg0 ⁇ 2>_Bar and Reg0 ⁇ 2>_Buf, Reg0 ⁇ 1>_Bar and Reg0 ⁇ 1>_Buf, Reg0 ⁇ 0>_Bar and Reg0 ⁇ 0>_Buf.
  • the first transmission gate switch unit 303 includes a plurality of first transmission gate switches, the quantity of the first transmission gate switches is the same as the quantity of voltages with different values and different temperature coefficients generated by the resistance voltage-dividing network 709 in an one-by-one way. Different resistance nodes of the resistance voltage-dividing network 709 are correspondingly connected to the plurality of first transmission gate switches, such that each voltage with fixed value and fixed temperature coefficient outputted by the resistance voltage-dividing network 709 corresponds to one first transmission gate switch.
  • each first transmission gate switch includes a tenth PMOS transistor, a seventh NMOS transistor and a first phase inverter; a source electrode of each tenth PMOS transistor is connected to a drain electrode of the corresponding seventh NMOS transistor to serve as an input terminal of the corresponding first transmission gate switch, and is configured to connect a resistance node corresponding to the resistance voltage-dividing network 709; a drain electrode of each tenth PMOS transistor is connected to a source electrode of the corresponding seventh NMOS transistor to serve as an output terminal of the corresponding first transmission gate switch, and is configured to connect the non-inverting input terminal of the error amplifier 401; a grid electrode of each seventh NMOS transistor is connected to the corresponding output terminal of the logic encoding control unit 304 and an input terminal of the corresponding first phase inverter; and an output terminal of each first phase inverter is connected to a grid electrode of the corresponding tenth PMOS transistor.
  • a PMOS transistor M1, a NMOS transistor M2, a first phase inverter J1, a PMOS transistor M5, a NMOS transistor M6, a first phase inverter J2...a PMOS transistor M30, a NMOS transistor M29 and a first phase inverter J15 shown in FIG. 6 correspondingly form the plurality of first transmission gate switches.
  • the connecting and disconnecting of a branch are correspondingly controlled by the connecting and disconnecting of the MOS transistors, thus one-to-one correspondence between the logic combination and the voltage obtained by resistance voltage dividing of the bandgap voltage reference unit 301 is realized, and then one-to-one correspondence between the logic combination and output voltage is realized, and one logic corresponds to a voltage with a determined value and determined temperature coefficient.
  • Voltages Vref1, Vref2... Vrefn are controlled by the first transmission gate switch unit 303 to output a voltage Vref with a determined value and determined temperature coefficient to the low-dropout regulation unit 302 as the input reference voltage.
  • control levels VC_0; VC_1...; and VC_7 outputted by the logic encoding control unit 304 are used as enable signals to sequentially control the on and off of the corresponding first transmission gate switch.
  • the control level VC_0 As shown in FIG. 6 , control levels VC_0; VC_1...; and VC_7 outputted by the logic encoding control unit 304 are used as enable signals to sequentially control the on and off of the corresponding first transmission gate switch.
  • the control level VC_0 is a high level, the PMOS transistor M1 and the NMOS transistor M2 are connected, so that the corresponding first transmission gate switch is on; and a voltage Vref_1 is transmitted to the output terminal of the first transmission gate switch, thus a voltage Vref with a fixed value and fixed temperature coefficient is outputted to the low-dropout linear voltage regulation unit 302 to be used as the input reference voltage.
  • each logic combination corresponds to one control level, and each control level correspondingly controls the voltage with the fixed value and fixed temperature coefficient.
  • the second transmission gate switch unit 306 includes a plurality of second transmission gate switches, and the quantity of the second transmission gate switches is the same as the quantity of the voltages with different values and different temperature coefficients generated by the resistance voltage-dividing network 709. Different resistance feedback nodes in the feedback resistance network 403 are correspondingly connected to the plurality of second transmission gate switches, such that the voltage with each gain coefficient outputted by the feedback resistance network 403 corresponds to one second transmission gate switch.
  • each second transmission gate switch includes an eleventh PMOS transistor, an eighth NMOS transistor and a second phase inverter; a source electrode of each eleventh PMOS transistor is connected to a drain electrode of the corresponding eighth NMOS transistor to serve as an input terminal of the corresponding second transmission gate switch, and is configured to connect the corresponding resistance feedback node of the feedback resistance network 403; a drain electrode of each eleventh PMOS transistor is connected to a source electrode of the corresponding eighth NMOS transistor to serve as an output terminal of the corresponding second transmission gate switch, and is configured to connect the inverting input terminal of the error amplifier 401; a grid electrode of each eighth NMOS transistor is connected to the corresponding output terminal of the logic encoding control unit 304 and an input terminal of the corresponding second phase inverter; and an output terminal of each second phase inverter is connected to a grid electrode of the corresponding eleventh PMOS transistor.
  • APMOS transistor M3, an NMOS transistor M4, a second phase inverter J16, a PMOS transistor M7, a NMOS transistor M8, a second phase inverter J17...a PMOS transistor M31, an NMOS transistor M32 and a second phase inverter J30 shown in FIG. 7 correspondingly form the plurality of second transmission gate switches.
  • the connecting and disconnecting of the branch are correspondingly controlled by the connecting and disconnecting of the MOS transistors, thus one-to-one correspondence between the logic combination and the grain coefficient obtained by resistance of the feedback resistance network 403 is realized, then the one-to-one correspondence between the logic combination and the output voltage is further realized, and one logic corresponds to a fixed gain coefficient.
  • control levels VC_0; VC_1...; and VC_7 outputted by the logic encoding control unit 304 are used as enable signals to sequentially control the on and off of the corresponding second transmission gate switch.
  • the control level VC_0 As shown in FIG. 7 , control levels VC_0; VC_1...; and VC_7 outputted by the logic encoding control unit 304 are used as enable signals to sequentially control the on and off of the corresponding second transmission gate switch.
  • the control level VC_0 is a high level, the PMOS transistor M3 and the NMOS transistor M4 are connected, such that the corresponding second transmission gate switch is on; and the voltage with a certain gain coefficient outputted by a resistance feedback node Vfb_A is transmitted to the output terminal of the corresponding second transmission gate switch, and then a voltage Vfb with a fixed gain coefficient is outputted to the low-dropout linear voltage regulation unit 302.
  • control level VC_0 When the control level VC_0 is a low level, the PMOS transistor M3 and the NMOS transistor M4 are disconnected, thus the corresponding second transmission gate switch is off, that is, it is stopped to output the voltage Vfb with the fixed gain coefficient to the low-dropout linear voltage regulation unit 302. Therefore, one logic combination corresponds to a control level, and each control level correspondingly controls the voltage with the fixed value and fixed temperature coefficient.
  • corresponding resistance nodes and resistance feedback nodes are correspondingly selected and controlled according to the voltage with the value and temperature coefficient required by the radio frequency front-end module and the control levels VC_0; VC_1...; and VC_7 outputted by the logic encoding control unit 304, so as to control the first transmission gate switch unit 303 to select a required input reference voltage; meanwhile, the second transmission gate switch unit 306 is also controlled through the control levels to select a required corresponding gain coefficient; and the control levels and the gain coefficient are combined together, and the voltage with the value and temperature coefficient required by the radio frequency front-end module is outputted through the low-dropout linear voltage regulation unit 102.
  • Different logic combinations correspond to the voltages with different values and temperature coefficients.
  • the voltage bias circuit with the adjustable output can be used in an integrated circuit chip.
  • the specific structure of the voltage bias circuit with the adjustable output in the integrated circuit chip is not described in detail any more.
  • the above voltage bias circuit with the adjustable output can also be used in a communication terminal to serve as an important component of a radio frequency integrated circuit.
  • the communication terminal herein refers to computer devices which can be used in a mobile environment and support multiple communication modes such as GSM, EDGE, TD_SCDMA, TDD_LTE and FDD LTE, and the computer devices include a mobile phone, a notebook computer, a tablet computer, a vehicle-mounted computer and the like.
  • the technical solution provided by the present disclosure is also suitable for occasions where other radio frequency integrated circuits are applied, such as a communication base station.
  • the resistance voltage-driving network and the feedback resistance network are correspondingly arranged in the bandgap voltage reference unit and the low-dropout linear voltage regulation unit, so as to generate a plurality of voltages with different temperature coefficients and different values, and different gain coefficients;
  • the logic encoding control unit is configured to control the corresponding transmission gate switch unit to select the input reference voltage with the required value and temperature coefficient, and the required gain coefficient, so as to output the voltage with the required value and temperature coefficient;
  • a suitable bias state is provided for the radio frequency front-end module, such that the radio frequency front-end module realizes better performance, and the communication terminal has better flexibility and adaptability in a complicated environment.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Nonlinear Science (AREA)
  • Continuous-Control Power Sources That Use Transistors (AREA)
  • Logic Circuits (AREA)
  • Amplifiers (AREA)
EP21894037.7A 2020-11-20 2021-11-19 Vorspannungsschaltung mit einstellbarem ausgang, chip und kommunikationsendgerät Pending EP4250054A1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202011314855.3A CN112327992A (zh) 2020-11-20 2020-11-20 一种输出可调的电压偏置电路、芯片及通信终端
PCT/CN2021/131898 WO2022105890A1 (zh) 2020-11-20 2021-11-19 一种输出可调的电压偏置电路、芯片及通信终端

Publications (1)

Publication Number Publication Date
EP4250054A1 true EP4250054A1 (de) 2023-09-27

Family

ID=74321929

Family Applications (1)

Application Number Title Priority Date Filing Date
EP21894037.7A Pending EP4250054A1 (de) 2020-11-20 2021-11-19 Vorspannungsschaltung mit einstellbarem ausgang, chip und kommunikationsendgerät

Country Status (3)

Country Link
EP (1) EP4250054A1 (de)
CN (1) CN112327992A (de)
WO (1) WO2022105890A1 (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112327992A (zh) * 2020-11-20 2021-02-05 唯捷创芯(天津)电子技术股份有限公司 一种输出可调的电压偏置电路、芯片及通信终端
JP2022111592A (ja) * 2021-01-20 2022-08-01 キオクシア株式会社 半導体集積回路
CN113311898B (zh) * 2021-07-30 2021-12-17 唯捷创芯(天津)电子技术股份有限公司 一种具有电源抑制的ldo电路、芯片及通信终端
CN113311899B (zh) * 2021-08-02 2021-11-16 四川蕊源集成电路科技有限公司 一种电压调节器
CN114035643A (zh) * 2022-01-10 2022-02-11 上海奥简微电子科技有限公司 温控保护电路
CN114442717B (zh) * 2022-01-21 2023-04-07 星宸科技股份有限公司 具有双向电流调整的低压差稳压器
CN115202423A (zh) * 2022-07-07 2022-10-18 芯海科技（深圳）股份有限公司 一种低压差线性稳压电路
CN117672294A (zh) * 2022-08-26 2024-03-08 长鑫存储技术有限公司 电压生成电路及存储器
CN115951752B (zh) * 2023-03-13 2023-06-06 唯捷创芯(天津)电子技术股份有限公司 具有过流保护的低压差线性稳压器、芯片及电子设备
CN116088631B (zh) * 2023-04-11 2023-06-30 长鑫存储技术有限公司 一种电源电路和存储器
CN116523012B (zh) * 2023-07-03 2023-09-08 湖南师范大学 一种基于生成对抗神经网络的忆阻器自学习电路
CN117082682B (zh) * 2023-08-31 2024-05-28 魅杰光电科技(上海)有限公司 电压调节电路、电压调节方法、光源控制器
CN117353673B (zh) * 2023-12-04 2024-03-15 上海安其威微电子科技有限公司 射频放大电路、控制方法、控制模块和电子设备

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100289846B1 (ko) * 1998-09-29 2001-05-15 윤종용 저 전력 소비의 전압 제어기
JP2009003886A (ja) * 2007-06-25 2009-01-08 Samsung Electronics Co Ltd 電圧レギュレータ回路
TWI537697B (zh) * 2010-04-13 2016-06-11 半導體組件工業公司 可程式化低壓差調節器及其方法
TWI694320B (zh) * 2015-09-22 2020-05-21 南韓商三星電子股份有限公司 使用多電源和增益提升技術之電壓調節器以及包含該電壓調節器的行動裝置
CN105259969B (zh) * 2015-11-16 2017-04-19 西安紫光国芯半导体有限公司 一种温度系数小的带隙基准电路
CN106227282A (zh) * 2016-07-27 2016-12-14 中国航天科技集团公司第九研究院第七七研究所 具有多模式控制功能的高可靠性低压差线性稳压器电路
CN112327992A (zh) * 2020-11-20 2021-02-05 唯捷创芯(天津)电子技术股份有限公司 一种输出可调的电压偏置电路、芯片及通信终端

Also Published As

Publication number Publication date
WO2022105890A1 (zh) 2022-05-27
CN112327992A (zh) 2021-02-05

Similar Documents

Publication Publication Date Title
EP4250054A1 (de) Vorspannungsschaltung mit einstellbarem ausgang, chip und kommunikationsendgerät
US7777558B2 (en) Bandgap reference circuit
CN112290889B (zh) 一种片内rc振荡器、芯片及通信终端
CN109343639B (zh) 一种低温漂带隙基准电压电路、方法及其芯片
US9448579B2 (en) Low drift voltage reference
US20060006947A1 (en) Current mirror biasing circuit with power control for HBT power amplifiers
US20070296392A1 (en) Bandgap reference circuits
CN112034924B (zh) 一种自适应快速响应的ldo电路及其芯片
KR20040111176A (ko) 정전압 발생기 및 이를 사용한 전자 기기
JP6323858B2 (ja) バンドギャップ電圧参照回路要素
CN110168894B (zh) 一种调压电路
CN113157041B (zh) 一种宽输入带隙基准电压源
US6242897B1 (en) Current stacked bandgap reference voltage source
US20060006858A1 (en) Method and apparatus for generating n-order compensated temperature independent reference voltage
EP0544360B1 (de) Bezugsstromschleife
US11669116B2 (en) Low dropout regulator
US6380723B1 (en) Method and system for generating a low voltage reference
US5675243A (en) Voltage source device for low-voltage operation
US11029718B2 (en) Low noise bandgap reference apparatus
GB2226664A (en) Shunt voltage regulator
US11774998B2 (en) Reference current/voltage generator and circuit system using the same
US7345526B2 (en) Linear-in-decibel current generators
CN115617115A (zh) 基准电压产生电路、芯片及电子设备
CN112198925B (zh) 应用于多电压输出低噪声ldo的电流网络修调电路
CN115454188B (zh) 低功耗供电电路

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20230615

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)