EP4018476A4 - Integrierte anordnungen mit vertikal beabstandeten kanalmaterialsegmenten und verfahren zur herstellung integrierter anordnungen - Google Patents
Integrierte anordnungen mit vertikal beabstandeten kanalmaterialsegmenten und verfahren zur herstellung integrierter anordnungen Download PDFInfo
- Publication number
- EP4018476A4 EP4018476A4 EP20853877.7A EP20853877A EP4018476A4 EP 4018476 A4 EP4018476 A4 EP 4018476A4 EP 20853877 A EP20853877 A EP 20853877A EP 4018476 A4 EP4018476 A4 EP 4018476A4
- Authority
- EP
- European Patent Office
- Prior art keywords
- integrated assemblies
- methods
- channel material
- material segments
- spaced channel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000000712 assembly Effects 0.000 title 2
- 238000000429 assembly Methods 0.000 title 2
- 238000000034 method Methods 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
- H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/0214—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being a silicon oxynitride, e.g. SiON or SiON:H
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
- H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
- H01L21/02236—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4983—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET with a lateral structure, e.g. a Polysilicon gate with a lateral doping variation or with a lateral composition variation or characterised by the sidewalls being composed of conductive, resistive or dielectric material
- H01L29/4991—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET with a lateral structure, e.g. a Polysilicon gate with a lateral doping variation or with a lateral composition variation or characterised by the sidewalls being composed of conductive, resistive or dielectric material comprising an air gap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
- H01L29/7883—Programmable transistors with only two possible levels of programmation charging by tunnelling of carriers, e.g. Fowler-Nordheim tunnelling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/548,320 US11244954B2 (en) | 2019-08-22 | 2019-08-22 | Integrated assemblies having vertically-spaced channel material segments, and methods of forming integrated assemblies |
PCT/US2020/042432 WO2021034432A1 (en) | 2019-08-22 | 2020-07-16 | Integrated assemblies having vertically-spaced channel material segments, and methods of forming integrated assemblies |
Publications (2)
Publication Number | Publication Date |
---|---|
EP4018476A1 EP4018476A1 (de) | 2022-06-29 |
EP4018476A4 true EP4018476A4 (de) | 2023-08-16 |
Family
ID=74645994
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP20853877.7A Pending EP4018476A4 (de) | 2019-08-22 | 2020-07-16 | Integrierte anordnungen mit vertikal beabstandeten kanalmaterialsegmenten und verfahren zur herstellung integrierter anordnungen |
Country Status (6)
Country | Link |
---|---|
US (2) | US11244954B2 (de) |
EP (1) | EP4018476A4 (de) |
JP (1) | JP7389230B2 (de) |
KR (1) | KR20220044802A (de) |
CN (1) | CN114127933A (de) |
WO (1) | WO2021034432A1 (de) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11289501B2 (en) * | 2019-05-20 | 2022-03-29 | Micron Technology, Inc. | Integrated assemblies having vertically-extending channel material with alternating regions of different dopant distributions, and methods of forming integrated assemblies |
CN111492482B (zh) * | 2020-03-17 | 2021-06-08 | 长江存储科技有限责任公司 | 三维存储器件及其制作方法 |
US11296103B2 (en) | 2020-04-30 | 2022-04-05 | Micron Technology, Inc. | Integrated assemblies and methods of forming integrated assemblies |
JP2022145049A (ja) * | 2021-03-19 | 2022-10-03 | キオクシア株式会社 | 半導体記憶装置 |
KR102587586B1 (ko) * | 2021-09-24 | 2023-10-10 | 충북대학교 산학협력단 | 3차원 플래시 메모리 및 그 제조 방법 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9362303B2 (en) * | 2014-04-09 | 2016-06-07 | Samsung Electronics Co., Ltd. | Semiconductor memory devices including fine patterns and methods of fabricating the same |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8759895B2 (en) | 2011-02-25 | 2014-06-24 | Micron Technology, Inc. | Semiconductor charge storage apparatus and methods |
US9691884B2 (en) * | 2014-08-26 | 2017-06-27 | Sandisk Technologies Llc | Monolithic three dimensional NAND strings and methods of fabrication thereof |
US9997533B2 (en) | 2015-10-06 | 2018-06-12 | Toshiba Memory Corporation | Semiconductor device and method for manufacturing same |
US9865616B2 (en) * | 2016-02-09 | 2018-01-09 | Toshiba Memory Corporation | Semiconductor memory device and method for manufacturing same |
US10431591B2 (en) | 2017-02-01 | 2019-10-01 | Micron Technology, Inc. | NAND memory arrays |
US10453855B2 (en) * | 2017-08-11 | 2019-10-22 | Micron Technology, Inc. | Void formation in charge trap structures |
US10497715B2 (en) * | 2017-12-27 | 2019-12-03 | Micron Technology, Inc. | Memory arrays |
-
2019
- 2019-08-22 US US16/548,320 patent/US11244954B2/en active Active
-
2020
- 2020-07-16 CN CN202080050677.XA patent/CN114127933A/zh active Pending
- 2020-07-16 KR KR1020227007850A patent/KR20220044802A/ko not_active Application Discontinuation
- 2020-07-16 JP JP2022512311A patent/JP7389230B2/ja active Active
- 2020-07-16 WO PCT/US2020/042432 patent/WO2021034432A1/en unknown
- 2020-07-16 EP EP20853877.7A patent/EP4018476A4/de active Pending
-
2021
- 2021-12-23 US US17/561,564 patent/US11871572B2/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9362303B2 (en) * | 2014-04-09 | 2016-06-07 | Samsung Electronics Co., Ltd. | Semiconductor memory devices including fine patterns and methods of fabricating the same |
Also Published As
Publication number | Publication date |
---|---|
CN114127933A (zh) | 2022-03-01 |
US11244954B2 (en) | 2022-02-08 |
US20220123018A1 (en) | 2022-04-21 |
WO2021034432A1 (en) | 2021-02-25 |
JP2022546330A (ja) | 2022-11-04 |
JP7389230B2 (ja) | 2023-11-29 |
EP4018476A1 (de) | 2022-06-29 |
KR20220044802A (ko) | 2022-04-11 |
US11871572B2 (en) | 2024-01-09 |
US20210057437A1 (en) | 2021-02-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP4018476A4 (de) | Integrierte anordnungen mit vertikal beabstandeten kanalmaterialsegmenten und verfahren zur herstellung integrierter anordnungen | |
EP4022679A4 (de) | Integrierte baugruppen und verfahren zur herstellung integrierter baugruppen | |
CA3104900A1 (en) | Implantable micro-biosensor and method for operating the same | |
EP4059051A4 (de) | Integrierte baugruppen und verfahren zur herstellung integrierter baugruppen | |
EP3784749B8 (de) | Lumineszentes diamantmaterial und verfahren zur herstellung davon | |
EP3766571A4 (de) | Hohlpartikel, verfahren zu ihrer herstellung und ihre verwendung | |
EP3998844A4 (de) | Kanalmesserrücken | |
EP4055291A4 (de) | Spaltlager, anordnung sowie verfahren zur herstellung und verwendung davon | |
EP3844901A4 (de) | Frequenzzeitbereichskanalhärtung und overhead-verringerung | |
EP3602948A4 (de) | Kanalraster und nummerierung | |
EP4069987A4 (de) | Flanschlager, anordnung sowie verfahren zur herstellung und verwendung davon | |
EP3773520A4 (de) | Bioxomteilchen, redoxome, verfahren und zusammensetzung | |
EP3977798A4 (de) | Verbesserte mac-ce- und rrc-ie für mehrträgerkonfigurationen | |
EP3762966A4 (de) | Integrierte baugruppen mit nichtleitenden halbleitermaterialien und leitenden halbleitermaterialien sowie verfahren zur herstellung integrierter baugruppen | |
EP4020713A4 (de) | Dielektrisches material und verfahren zur herstellung eines dielektrischen materials | |
EP3717701A4 (de) | Vorrichtung zur materialentfernung, montage und verfahren zur montage | |
EP3827690A4 (de) | Schuh und schuhherstellungsverfahren | |
EP3884521A4 (de) | Integrierte anordnungen mit halbleiteroxidkanalmaterial und verfahren zur herstellung integrierter anordnungen | |
GB202007872D0 (en) | Cutter assembly and methods for making same | |
EP3996786A4 (de) | Beatmungsanordnung und verfahren zur verwendung davon | |
EP3949943A4 (de) | Zusammensetzung aus öligem gemisch, kosmetik und kosmetikherstellungsverfahren | |
EP3976149A4 (de) | Beatmungsanordnung und verfahren zur verwendung davon | |
EP3913021A4 (de) | Medizinisches material und herstellungsverfahren dafür | |
EP3939779A4 (de) | Hautmaterial | |
EP3802851A4 (de) | Materialien und verfahren zur behandlung von stressbedingten störungen und krebs |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
17P | Request for examination filed |
Effective date: 20220321 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
DAV | Request for validation of the european patent (deleted) | ||
DAX | Request for extension of the european patent (deleted) | ||
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R079 Free format text: PREVIOUS MAIN CLASS: H01L0027115700 Ipc: H10B0041270000 |
|
A4 | Supplementary search report drawn up and despatched |
Effective date: 20230717 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 29/51 20060101ALI20230711BHEP Ipc: H01L 21/28 20060101ALI20230711BHEP Ipc: H10B 43/27 20230101ALI20230711BHEP Ipc: H10B 41/27 20230101AFI20230711BHEP |
|
RAP3 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: LODESTAR LICENSING GROUP LLC |