EP3907889A1 - Frequenzregelkreis, elektronische vorrichtung und frequenzerzeugungsverfahren - Google Patents

Frequenzregelkreis, elektronische vorrichtung und frequenzerzeugungsverfahren Download PDF

Info

Publication number
EP3907889A1
EP3907889A1 EP19845900.0A EP19845900A EP3907889A1 EP 3907889 A1 EP3907889 A1 EP 3907889A1 EP 19845900 A EP19845900 A EP 19845900A EP 3907889 A1 EP3907889 A1 EP 3907889A1
Authority
EP
European Patent Office
Prior art keywords
frequency
signal
circuit
sub
feedback
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
EP19845900.0A
Other languages
English (en)
French (fr)
Other versions
EP3907889A4 (de
Inventor
Xiangye WEI
Liming Xiu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Beijing BOE Technology Development Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Beijing BOE Technology Development Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd, Beijing BOE Technology Development Co Ltd filed Critical BOE Technology Group Co Ltd
Publication of EP3907889A1 publication Critical patent/EP3907889A1/de
Publication of EP3907889A4 publication Critical patent/EP3907889A4/de
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H03L7/0992—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/091—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop

Definitions

  • Embodiments of the present disclosure relate to a frequency locked loop, an electronic device, and a frequency generation method.
  • an integrated circuit intelligent chip can control and process all electronic information.
  • clock signals are used to drive and coordinate the activities of various electronic devices.
  • a reliable clock processing unit is indispensable for the work of the integrated circuit intelligent chip.
  • phase locked loops are the most widely used clock processing unit in electronic chips.
  • the phase locked loops can be divided into an analog phase locked loop, a digital phase locked loop, and a digital-analog hybrid phase locked loop.
  • the analog phase locked loop has the characteristics, such as high precision, fast response, and the like, but the analog phase locked loop has a large circuit volume, a high cost, a long research and development period, and not being easy to be transplanted.
  • a voltage controlled oscillator is difficult to be made into a digital form, so the phase locked loops need to include analog circuits. Based on this case, the digital-to-analog hybrid phase locked loop is currently most widely used.
  • the voltage controlled oscillator takes the form of an analog circuit, while a phase detector, a loop filter, a frequency divider, and other components take the form of digital circuits, which is beneficial to control the circuit and reduce the size of the circuit.
  • At least one embodiment of the present disclosure provides a frequency locked loop, comprising: a control circuit, configured to judge a size relationship between an input frequency and a feedback frequency to obtain a control signal, and determine a frequency control word according to the control signal, in which the control signal comprises a first sub-control signal and a second sub-control signal, the control circuit is configured to generate the first sub-control signal in a case where the input frequency is greater than the feedback frequency, and the control circuit is configured to generate the second sub-control signal that is different from the first sub-control signal in a case where the input frequency is less than the feedback frequency; and a digital control oscillation circuit, configured to generate and output an output signal having a target frequency according to the frequency control word.
  • the control circuit comprises a frequency detector and a signal generation sub-circuit
  • the frequency detector is configured to judge a size relationship between the input frequency and the feedback frequency to obtain the control signal
  • the frequency detector is configured to generate and output the first sub-control signal in a case where the input frequency is greater than the feedback frequency
  • the frequency detector is configured to generate and output the second sub-control signal in a case where the input frequency is less than the feedback frequency
  • the signal generation sub-circuit is configured to generate the frequency control word according to the control signal and output the frequency control word to the digital control oscillation circuit under control of a clock signal, the clock signal is the output signal or a feedback signal having the feedback frequency.
  • the signal generation sub-circuit is configured to, according to the first sub-control signal, subtract a first adjustment parameter from a frequency control word to be adjusted to generate the frequency control word; or the signal generation sub-circuit is configured to, according to the second sub-control signal, add a second adjustment parameter to the frequency control word to be adjusted to generate the frequency control word.
  • the signal generation sub-circuit comprises an operation module and a storage module
  • the operation module is configured to, according to the first sub-control signal, subtract the first adjustment parameter from the frequency control word to be adjusted to generate the frequency control word, or the operation module is configured to, according to the second sub-control signal, add the second adjustment parameter to the frequency control word to be adjusted to generate the frequency control word
  • the storage module is configured to store the frequency control word to be adjusted and the frequency control word.
  • the frequency detector comprises a first circuit, a second circuit, and a third frequency division circuit
  • a feedback period of the feedback signal comprises a first edge, a second edge, and a third edge
  • the second edge is between the first edge and the third edge
  • the third frequency division circuit is configured to receive an input signal having the input frequency and perform frequency division on the input signal to obtain a first intermediate signal having a first intermediate frequency
  • the first circuit is configured to judge and output a first logic value of the first edge, a second logic value of the second edge, and a third logic value of the third edge
  • the second circuit is configured to generate and output the first sub-control signal or the second sub-control signal according to the first logic value, the second logic value, and the third logic value.
  • a third frequency division coefficient of the third frequency division circuit is 2, the first circuit comprises a first D flip-flop, a second D flip-flop, a third D flip-flop, a fourth D flip-flop, and a first NOT gate, and the second circuit comprises a first XOR gate, a second XOR gate, a second NOT gate, a third NOT gate, a first AND gate, and a second AND gate, a data input terminal of the first D flip-flop is configured to receive the first intermediate signal, a clock input terminal of the first D flip-flop is configured to receive the feedback signal, an output terminal of the first D flip-flop is connected to a data input terminal of the second D flip-flop and a first data input terminal of the first XOR gate, and the output terminal of the first D flip-flop is configured to output the first logic value; a clock input terminal of the second D flip-flop is configured to receive the feedback signal, an output terminal of the second D flip-flop is connected
  • the frequency control word is a positive integer.
  • the first adjustment parameter and the second adjustment parameter are both 1.
  • the frequency locked loop provided by at least one embodiment of the present disclosure further comprises a first frequency division circuit
  • the first frequency division circuit is configured to generate the feedback frequency based on the target frequency and input the feedback signal having the feedback frequency to the control circuit
  • the frequency locked loop further comprises a first frequency division circuit and a second frequency division circuit
  • the first frequency division circuit is configured to generate the feedback frequency based on the target frequency, and input the feedback signal having the feedback frequency to the control circuit
  • the second frequency division circuit is configured to perform frequency division on the input frequency to generate a second intermediate frequency
  • f b represents the feedback frequency
  • f dco represents the target frequency
  • P represents a first frequency division coefficient of the first frequency division circuit
  • P is a positive integer
  • the second intermediate frequency is expressed as:
  • ⁇ im2 ⁇ i / D
  • f im2 represents the second intermediate frequency
  • f i represents the input frequency
  • D represents a second frequency division coefficient of the second frequency division circuit
  • D is a positive integer
  • P is greater than or equal to D.
  • the digital control oscillation circuit comprises: a base time unit generation sub-circuit, configured to generate and output a base time unit; and a frequency adjustment sub-circuit, configured to generate and output the output signal having the target frequency according to the frequency control word and the base time unit.
  • At least one embodiment of the present disclosure also provides an electronic device, comprising: a frequency source, configured to provide an input signal having an input frequency; and the frequency locked loop according to any one of the above embodiments of the present disclosure.
  • At least one embodiment of the present disclosure also provides a frequency generation method based on the frequency locked loop according to any one of the above embodiments of the present disclosure, comprising: judging a size relationship between an input frequency and a feedback frequency to obtain a control signal, and determining a frequency control word according to the control signal, wherein the control signal comprises a first sub-control signal and a second sub-control signal, the first sub-control signal is generated in a case where the input frequency is greater than the feedback frequency, and the second sub-control signal that is different from the first sub-control signal is generated in a case where the input frequency is less than the feedback frequency; and generating and outputting an output signal having a target frequency according to the frequency control word.
  • determining the frequency control word according to the control signal comprises: according to the first sub-control signal, subtracting a first adjustment parameter from a frequency control word to be adjusted to generate the frequency control word; or, according to the second sub-control signal, adding a second adjustment parameter to the frequency control word to be adjusted to generate the frequency control word.
  • the clock signal is an important control signal.
  • the clock signal can be generated directly by a frequency source or indirectly by a phase locked loop (PLL).
  • PLL phase locked loop
  • a digital phase locked loop is currently a focus of research and development in a field of the phase locked loop.
  • An oscillator in an all-digital phase locked loop (ADPLL) is called a digital oscillator, and the frequency of the digital oscillator is controlled by a variable using a digital value.
  • ADPLL reduces a complexity of an analog design, so that ADPLL is suitable for digital processing.
  • the digital oscillator in this ADPLL includes a large number of analog circuits, and is not a pure digital circuit.
  • At least one embodiment of the present disclosure provides a frequency locked loop, an electronic device, and a frequency generation method.
  • the frequency locked loop controls to generate a frequency control word by a size relationship between an input frequency and a feedback frequency, and then generates a target frequency based on a time-average-frequency direct period (TAF-DPS) synthesizer.
  • TAF-DPS time-average-frequency direct period
  • the frequency locked loop has the characteristics, such as high precision, fast response speed, low power consumption, small volume, programmability, and the like.
  • the input frequency can be any value and does not need to correspond to the target frequency, and the frequency locked loop is a pure digital circuit and can be easily integrated into various chips.
  • the frequency locked loop can be used in fields, such as microelectronics, sensing, control, measurement, driving, and the like.
  • FIG. 1 is a schematic block diagram of a frequency locked loop provided by an embodiment of the present disclosure
  • FIG. 2 is a structural schematic diagram of a frequency locked loop provided by an embodiment of the present disclosure.
  • the frequency locked loop 10 may include a control circuit 11 and a digital control oscillation circuit 12.
  • the control circuit 11 is configured to judge a size relationship between an input frequency and a feedback frequency to obtain a control signal, and determine a frequency control word according to the control signal.
  • the control signal may include a first sub-control signal and a second sub-control signal
  • the control circuit 11 is configured to generate the first sub-control signal in a case where the input frequency is greater than the feedback frequency
  • the control circuit 11 is configured to generate the second sub-control signal that is different from the first sub-control signal in a case where the input frequency is less than the feedback frequency.
  • the digital control oscillation circuit 12 is configured to generate and output an output signal having a target frequency according to the frequency control word.
  • the input frequency can be any value.
  • An input signal having the input frequency may be generated by a frequency source (for example, the frequency source may include a self-excited oscillation source and a synthetic frequency source).
  • the input frequency may represent a frequency of a signal actually generated and output by the frequency source.
  • the target frequency represents a frequency of a signal expected by users.
  • the target frequency represents a frequency that the signal output by the frequency locked loop 10 can reach.
  • a ratio of the target frequency to the input frequency may be any value.
  • control circuit 11 includes a frequency detector 111 and a signal generation sub-circuit 112.
  • the frequency detector 111 is configured to judge the size relationship between the input frequency f i and the feedback frequency f b to obtain the control signal. For example, the frequency detector 111 is configured to generate and output the first sub-control signal Cf in a case where the input frequency f i is greater than the feedback frequency f b , and the frequency detector 100 is configured to generate and output the second sub-control signal Cs in a case where the input frequency f i is less than the feedback frequency f b .
  • the first sub-control signal Cf is valid when the first sub-control signal Cf is at a first level, and is invalid when the first sub-control signal Cf is at a second level.
  • the second sub-control signal Cs is valid when the second sub-control signal Cs is at the first level, and is invalid when the second sub-control signal Cs is at the second level.
  • the first level may represent a high level and the second level may represent a low level, but embodiments of the present disclosure are not limited thereto, the first level may represent a low level, and accordingly, the second level may represent a high level.
  • the setting of the first level and the second level may be determined according to specific actual conditions, and the embodiments of the present disclosure are not limited thereto.
  • the embodiments of the present disclosure is described by taking a case that the first level represents a high level and the second level represents a low level as an example, this case may apply to the following embodiments, and will not be described again in the following embodiments.
  • the frequency detector 111 is configured to generate and output the first sub-control signal Cf at the first level and the second sub-control signal Cs at the second level.
  • the frequency detector 111 is configured to generate and output the second sub-control signal Cs at the first level and the first sub-control signal Cf at the second level.
  • the frequency detector 111 is configured to generate and output the first sub-control signal Cf at the second level and the second sub-control signal Cs at the second level.
  • the first sub-control signal Cf is valid and the second sub-control signal Cs is invalid; in a case where the input frequency f i is less than the feedback frequency f b , the second sub-control signal Cs is valid and the first sub-control signal Cf is invalid; and in a case where the input frequency f i is equal to the feedback frequency f b , neither the first sub-control signal Cf nor the second sub-control signal Cs is valid.
  • the frequency detector 111 in a case where the input frequency f i is greater than the feedback frequency f b , the frequency detector 111 also may generate and output only the first sub-control signal Cf at the first level; in a case where the input frequency f i is less than the feedback frequency f b , the frequency detector 111 also may generate and output only the second sub-control signal Cs at the first level; and in a case where the input frequency f i is equal to the feedback frequency f b , the frequency detector 111 does not output a signal.
  • FIG. 3 is a schematic diagram of a circuit structure of a frequency detector provided by an embodiment of the present disclosure
  • FIG. 4A is a timing chart in a case where the frequency detector generates a first sub-control signal provided by an embodiment of the present disclosure
  • FIG. 4B is another timing chart in a case where the frequency detector generates a first sub-control signal provided by an embodiment of the present disclosure
  • FIG. 4C is a timing chart a case where the frequency detector generates a second sub-control signal provided by an embodiment of the present disclosure
  • FIG. 4D is another timing chart in a case where the frequency detector generates a second sub-control signal provided by an embodiment of the present disclosure.
  • the frequency detector 111 may include a first circuit 1110, a second circuit 1111, and a third frequency division circuit 1112.
  • a feedback period T b of the feedback signal Sb having the feedback frequency f b may include a first edge EG1, a second edge EG2, and a third edge EG3, the second edge EG2 is between the first edge EG1 and the third edge EG3.
  • the first edge EG1 and the third edge EG3 are both rising edges, i.e., edges of the feedback signal Sb where the feedback signal Sb changes from a low level to a high level; the second edge EG2 is a falling edge, that is, an edge of the feedback signal S b where the feedback signal S b changes from a high level to a low level.
  • the first edge EG1 and the third edge EG3 may both be falling edges, and correspondingly, the second edge EG2 is a rising edge.
  • a response time of the frequency detector 111 is one feedback period T b of the feedback signal Sb, and a response speed of the frequency detector 111 is fast.
  • S i represents the input signal having the input frequency f i
  • S im1 represents a first intermediate signal having a first intermediate frequency f im1
  • S b represents the feedback signal having the feedback frequency f b .
  • the third frequency division circuit 1112 is configured to receive the input signal S i having the input frequency f i and perform frequency division on the input signal to obtain the first intermediate signal S im1 having the first intermediate frequency f im1 .
  • a third frequency division coefficient of the third frequency division circuit 1112 is 2.
  • the first circuit 1110 is configured to judge and output a first logic value LO1 of the first edge EG1, a second logic value LO2 of the second edge EG2, and a third logic value LO3 of the third edge EG3.
  • the second circuit 1111 is configured to generate and output the first sub-control signal or the second sub-control signal according to the first logic value LO1, the second logic value LO2, and the third logic value LO3.
  • the first circuit 1110 may include a first input terminal, a second input terminal, a first clock terminal, a second clock terminal, a first output terminal, a second output terminal, and a third output terminal.
  • the first input terminal and the second input terminal of the first circuit 1110 are configured to receive the first intermediate signal S im1
  • the first clock terminal and the second clock terminal of the first circuit 1110 are configured to receive the feedback signal Sb
  • the first output terminal of the first circuit 1110 is configured to output the first logic value LO1 of the first edge EG1
  • the second output terminal of the first circuit 1110 is configured to output the second logic value LO2 of the second edge EG2
  • the third output terminal of the first circuit 1110 is configured to output the third logic value LO3 of the third edge EG3.
  • the second circuit 1111 may include a first input terminal, a second input terminal, a third input terminal, a fourth input terminal, a first output terminal, and a second output terminal.
  • the first output terminal of the first circuit 1110 is electrically connected to the first input terminal of the second circuit 1111
  • the second output terminal of the first circuit 1110 is electrically connected to the second input terminal and the third input terminal of the second circuit 1111
  • the third output terminal of the first circuit 1110 is electrically connected to the fourth input terminal of the second circuit 1111
  • the first output terminal of the second circuit 1111 is configured to output the first sub-control signal
  • the second output terminal of the second circuit 1111 is configured to output the second sub-control signal.
  • the first circuit 1110 may include a first D flip-flop D1, a second D flip-flop D2, a third D flip-flop D3, a fourth D flip-flop D4, and a first NOT gate NR1.
  • the second circuit 1111 includes a first XOR gate XR1, a second XOR gate XR2, a second NOT gate NR2, a third NOT gate NR3, a first AND gate AR1, and a second AND gate AR2
  • each D flip-flop may include a data input terminal D, a clock input terminal C, a preset terminal SET, a reset terminal CLR, an output terminal Q, and an output terminal Q.
  • the first input terminal of the first circuit 1110 is the data input terminal D of the first D flip-flop D1
  • the second input terminal of the first circuit 1110 is the data input terminal D of the third D flip-flop D3
  • the first clock terminal of the first circuit 1110 includes the clock input terminal C of the first D flip-flop D1, the clock input terminal C of the second D flip-flop D2, and the clock input terminal C of the fourth D flip-flop D4.
  • the second clock terminal of the first circuit 1110 is an input terminal of the first NOT gate NR1
  • the first output terminal of the first circuit 1110 is the output terminal Q of the first D flip-flop D1
  • the second output terminal of the first circuit 1110 is the output terminal Q of the fourth D flip-flop D4
  • the third output terminal of the first circuit 1110 is the output terminal Q of the second D flip-flop D2.
  • the first input terminal of the second circuit 1111 is a first data input terminal of the first XOR gate XR1
  • the second input terminal of the second circuit 1111 is a second data input terminal of the first XOR gate XR1
  • the third input terminal of the second circuit 1111 is a second data input terminal of the second XOR gate XR1
  • the fourth input terminal of the second circuit 1111 is a first data input terminal of the second XOR gate XR1
  • the first output terminal of the second circuit 1111 is an output terminal of the first AND gate AR1
  • the second output terminal of the second circuit 1111 is an output terminal of the second AND gate AR2
  • the data input terminal D of the first D flip-flop D1 is electrically connected to an output terminal of the third frequency division circuit 1112 and is configured to receive the first intermediate signal S im1
  • the clock input terminal C of the first D flip-flop D1 is configured to receive the feedback signal Sb
  • the output terminal Q of the first D flip-flop D1 is connected to the data input terminal D of the second D flip-flop D2 and the first data input terminal of the first XOR gate XR1
  • the output terminal Q of the first D flip-flop D1 is configured to output the first logic value LO1.
  • the clock input terminal C of the second D flip-flop D2 is configured to receive the feedback signal Sb, the output terminal Q of the second D flip-flop D2 is connected to the first data input terminal of the second XOR gate XR2, and the output terminal Q of the second D flip-flop D2 is configured to output the third logic value LO3.
  • the first NOT gate NR1 is configured to receive the feedback signal Sb and invert the feedback signal Sb to obtain an intermediate feedback signal.
  • an input terminal of the first NOT gate NR1 is configured to receive the feedback signal
  • an output terminal of the first NOT gate NR1 is configured to output the intermediate feedback signal.
  • the data input terminal D of the third D flip-flop D3 is electrically connected to the output terminal of the third frequency division circuit 1112 and is configured to receive the first intermediate signal S im1
  • the clock input terminal C of the third D flip-flop D3 is electrically connected to the output terminal of the first NOT gate NR1 and is configured to receive the intermediate feedback signal
  • the output terminal Q of the third D flip-flop D3 is connected to the data input terminal D of the fourth D flip-flop D4.
  • the clock input terminal C of the fourth D flip-flop D4 is configured to receive the feedback signal Sb, the output terminal Q of the fourth D flip-flop D4 is connected to the second data input terminal of the first XOR gate XR1 and the second data input terminal of the second XOR gate XR2, and the output terminal Q of the fourth D flip-flop D4 is configured to output the second logic value LO2.
  • the output terminal of the first XOR gate XR1 is connected to an input terminal of the second NOT gate NR2 and an first data input terminal of the first AND gate AR1; an output terminal of the second XOR gate XR2 is connected to an input terminal of the third NOT gate NR3 and an second data input terminal of the first AND gate AR1; an output terminal of the second NOT gate NR2 is connected to a first data input terminal of the second AND gate AR2, and an output terminal of the third NOT gate NR3 is connected to a second data input terminal of the second AND gate AR2; and an output terminal of the first AND gate AR1 is configured to output the first sub-control signal Cf, and an output terminal of the second AND gate AR2 is configured to output the second sub-control signal Cs.
  • a level of the first intermediate signal S im1 corresponding to the first edge EG1 of the feedback signal Sb is a low level at a certain time, and thus, the first logic value LO1 of the first edge EG1 is 0 at this time;
  • a level of the first intermediate signal S im1 corresponding to the second edge EG2 of the feedback signal Sb is a high level, and thus, the second logic value LO2 of the second edge EG2 is 1 at this time;
  • a level of the first intermediate signal S im1 corresponding to the third edge EG3 of the feedback signal Sb is a low level, and thus, the third logic value LO3 of the third edge EG3 is 0.
  • the first XOR gate XR1 receives the first logic value LO1 (i.e., 0) and the second logic value LO2 (i.e., 1), and outputs a logic value 1 according to the first logic value LO1 and the second logic value LO2, the second XOR gate XR2 receives the second logic value LO2 (i.e., 1) and the third logic value (i.e., 0), and outputs a logic value 1 according to the second logic value LO2 and the third logic value LO3.
  • both the first data input terminal and the second data input terminal of the first AND gate AR1 receive the logic value 1, and thereby, the first AND gate AR1 outputs the first sub-control signal Cf having a high level; and the first data input terminal and the second data input terminal of the second AND gate AR2 both receive the logic value 0, and thus, the second AND gate AR2 outputs the second sub-control signal Cs having a low level.
  • a level of the first intermediate signal S im1 corresponding to the first edge EG1 of the feedback signal Sb is a high level at a certain time, then the first logic value LO1 of the first edge EG1 is 1 at this time; a level of the first intermediate signal S im1 corresponding to the second edge EG2 of the feedback signal Sb is a low level, and the second logic value LO2 of the second edge EG2 is 0; a level of the first intermediate signal S im1 corresponding to the third edge EG3 of the feedback signal S b is a high level, and the third logic value LO3 of the third edge EG3 is 1.
  • the first XOR gate XR1 receives the first logic value LO1 (i.e., 1) and the second logic value LO2 (i.e., 0), and outputs a logic value 1 according to the first logic value LO1 and the second logic value LO2, and the second XOR gate XR2 receives the second logic value LO2 (i.e., 0) and the third logic value LO3 (i.e., 1), and outputs a logic value 1 according to the second logic value LO2 and the third logic value LO3.
  • both the first data input terminal and the second data input terminal of the first AND gate AR1 receive the logic value 1, thereby the first AND gate AR1 outputs the first sub-control signal Cf having a high level; and the first data input terminal and the second data input terminal of the second AND gate AR2 both receive the logic value 0, whereby the second AND gate AR2 outputs the second sub-control signal Cs having a low level.
  • a level of the first intermediate signal S im1 corresponding to the first edge EG1 of the feedback signal Sb is a high level at a certain time, and then the first logic value LO1 of the first edge EG1 is 1 at this time; a level of the first intermediate signal S im1 corresponding to the second edge EG2 of the feedback signal Sb is a high level, so the second logic value LO2 of the second edge EG2 is 1 at this time; a level of the first intermediate signal S im1 corresponding to the third edge EG3 of the feedback signal S b is a high level, so the third logic value LO3 of the third edge EG3 is 1.
  • the first XOR gate XR1 receives the first logic value LO1 (i.e., 1) and the second logic value LO2 (i.e., 1), and outputs a logic value 0 according to the first logic value LO1 and the second logic value LO2, and the second XOR gate XR2 receives the second logic value LO2 (i.e., 1) and the third logic value LO3 (i.e., 1), and outputs a logic value 0 according to the second logic value LO2 and the third logic value LO3.
  • both the first data input terminal and the second data input terminal of the first AND gate AR1 receive the logic value 0, so that the first AND gate AR1 outputs the first sub-control signal Cf having a low level; and the first data input terminal and the second data input terminal of the second AND gate AR2 both receive the logic value 1, so that the second AND gate AR2 outputs the second sub-control signal Cs having a high level.
  • a level of the first intermediate signal S im1 corresponding to the first edge EG1 of the feedback signal Sb is a low level at a certain time, so that the first logic value LO1 of the first edge EG1 is 0 at this time; a level of the first intermediate signal S im1 corresponding to the second edge EG2 of the feedback signal Sb is a low level, and thus, the second logic value LO2 of the second edge EG2 is 0; and a level of the first intermediate signal S im1 corresponding to the third edge EG3 of the feedback signal Sb is a low level, so the third logic value LO3 of the third edge EG3 is 0.
  • the first XOR gate XR1 receives the first logic value LO1 (i.e., 0) and the second logic value LO2 (i.e., 0), and outputs a logic value 0 according to the first logic value LO1 and the second logic value LO2, and the second XOR gate XR2 receives the second logic value LO2 (i.e., 0) and the third logic value LO3 (i.e., 0), and outputs a logic value 0 according to the second logic value LO2 and the third logic value LO3.
  • both the first data input terminal and the second data input terminal of the first AND gate AR1 receive the logic value 0, and thereby, the first AND gate AR1 outputs the first sub-control signal Cf having a low level; and the first data input terminal and the second data input terminal of the second AND gate AR2 both receive the logic value 1, and thereby, the second AND gate AR2 outputs the second sub-control signal Cs having a high level.
  • one of the first XOR gate XR1 and the second XOR gate XR2 outputs the logic value 1 and the other of the first XOR gate XR1 and the second XOR gate XR2 outputs the logic value 0 under control of the first logic value LO1, the second logic value LO2 and the third logic value LO3.
  • the first AND gate AR1 outputs the first sub-control signal Cf having a low level; and the second AND gate AR2 outputs the second sub-control signal Cs having a low level.
  • the signal generation sub-circuit 112 is configured to generate a frequency control word F according to the control signal and output the frequency control word F to the digital control oscillation circuit 12 under control of a clock signal Clk.
  • the clock signal may be the output signal or the feedback signal having the feedback frequency.
  • the frequency control word F may be a positive integer, thereby improving the accuracy of the outputted target frequency.
  • the present disclosure is not limited thereto, and the frequency control word F may also be a positive real number, that is, the frequency control word may include a decimal part and an integer part.
  • the signal generation sub-circuit 112 is configured to, according to the first sub-control signal Cf, subtract an first adjustment parameter from a frequency control word to be adjusted to generate the frequency control word F; or, the signal generation sub-circuit 112 is configured to, according to the second sub-control signal Cs, add a second adjustment parameter to the frequency control word to be adjusted to generate the frequency control word F.
  • the frequency control word to be adjusted may be randomly set or set according to actual requirements.
  • the frequency control word to be adjusted is a frequency control word obtained in the adjacent previous adjustment process, that is, for example, in a first adjustment process, the signal generation sub-circuit 112 adjusts an initial frequency control word to be adjusted according to the control signal, to obtain, for example, a first frequency control word, the first frequency control word is output to the digital control oscillation circuit 12, and at the same time, the first frequency control word may also be stored in the signal generation sub-circuit 112 and serve as a frequency control word to be adjusted in, for example, a second adjustment process; and in the second adjustment process, the signal generation sub-circuit 112 adjusts the first frequency control word according to the control signal to obtain, for example, a second frequency control word, the second frequency control word is output to the digital control oscillation circuit 12, and at the same time, the second frequency control word may also be stored in the
  • FIG. 5 is a structural schematic diagram of a signal generation sub-circuit provided by an embodiment of the present disclosure.
  • the signal generation sub-circuit 112 may include an operation module 1120 and a storage module 1121.
  • the operation module 1120 is configured to, according to the first sub-control signal Cf, subtract the first adjustment parameter from the frequency control word to be adjusted to generate the frequency control word F; or, the operation module 1120 is configured to, according to the second sub-control signal Cs, add the second adjustment parameter to the frequency control word to be adjusted to generate the frequency control word F.
  • the storage module 1121 is configured to store the frequency control word to be adjusted and the frequency control word F.
  • signs of the first adjustment parameter and the second adjustment parameter are the same, the first adjustment parameter and the second adjustment parameter may be the same, and both the first adjustment parameter and the second adjustment parameter are 1.
  • the present disclosure is not limited to this case, for example, the first adjustment parameter and the second adjustment parameter are both 2; for another example, the first adjustment parameter may be different from the second adjustment parameter, the first adjustment parameter may be 1 and the second adjustment parameter may be 2.
  • a sign of the first adjustment parameter may be opposite to a sign of the second adjustment parameter.
  • the first adjustment parameter may be -1 and the second adjustment parameter may be 1.
  • the signal generation sub-circuit 112 may include an adder and a storage module.
  • the adder is configured to, according to the first sub-control signal Cf, add the first adjustment parameter to the frequency control word to be adjusted to generate the frequency control word F; or, the adder is configured to, according to the second sub-control signal Cs, add the second adjustment parameter to the frequency control word to be adjusted to generate the frequency control word F.
  • the storage module is configured to store the frequency control word to be adjusted and the frequency control word F.
  • the signal generation sub-circuit 112 may further include an output module (not shown), and the output module is used for acquiring the frequency control word F from, for example, the storage module 1121 under control of the clock signal Clk, and outputting the frequency control word F to the digital control oscillation circuit 12.
  • the output module is used for acquiring the frequency control word F from, for example, the storage module 1121 under control of the clock signal Clk, and outputting the frequency control word F to the digital control oscillation circuit 12.
  • the storage module 1121 may be various types of storage media.
  • the operation module 1120 and the output module may be implemented by hardware circuits.
  • the operation module 1120 may be composed of, for example, transistors, resistors, capacitors, amplifiers, and the like.
  • the output module may be constituted by elements, such as flip-flops.
  • the functions of the operation module 1120 and the output module can also be achieved by software.
  • the storage module 1121 may also store computer instructions and data, and a processor may execute the computer instructions and data stored in the storage module 1121 to implement the functions of the operation module 1120 and the output module.
  • FIG. 6 is a structural schematic diagram of another frequency locked loop provided by an embodiment of the present disclosure.
  • the digital control oscillation circuit 12 may include a base time unit generation sub-circuit 120 and a frequency adjustment sub-circuit 121.
  • the base time unit generation sub-circuit 120 is configured to generate and output a base time unit.
  • the frequency adjustment sub-circuit 121 is configured to generate and output the output signal having the target frequency f dco according to the frequency control word and the base time unit.
  • FIG. 7A shows a schematic block diagram of a base time unit generation sub-circuit provided by an embodiment of the present disclosure
  • FIG. 7B shows a structural schematic diagram of a base time unit generation sub-circuit provided by an embodiment of the present disclosure
  • FIG. 8 is a schematic diagram of K reference output signals with phases evenly spaced according to an embodiment of the present disclosure.
  • the base time unit generation sub-circuit 120 is configured to generate and output K reference output signals with phases evenly spaced and a base time unit ⁇ .
  • the base time unit generation sub-circuit 120 may include a voltage controlled oscillator (VCO) 1201, a phase locked loop circuit 1202, and K output terminals 1203.
  • the voltage controlled oscillator 1201 is configured to oscillate at a predetermined oscillation frequency.
  • the phase locked loop circuit 1202 is configured to lock an output frequency of the voltage controlled oscillator 1201 to a reference output frequency.
  • the base time unit may be expressed as ⁇ , and the reference output frequency may be expressed as f d .
  • the base time unit ⁇ is a time span between any two adjacent output signals output by the K output terminals 1203.
  • the base time unit ⁇ is normally generated by a plurality of stages of voltage controlled oscillators 1201.
  • the phase locked loop circuit 1202 includes a phase frequency detector (PFD), a loop filter (LPF), and a frequency divider (FN).
  • PFD phase frequency detector
  • LPF loop filter
  • FN frequency divider
  • a reference signal having a reference frequency may be input to the phase frequency detector, then into the loop filter, and then into the voltage controlled oscillator, finally, a signal having a predetermined oscillation frequency f vco generated by the voltage controlled oscillator may be divided by the frequency divider to obtain a frequency division frequency f vco /N0 of a frequency division signal, the frequency division frequency f vco /N0 is fed back to the phase frequency detector, the phase frequency detector is used to compare the reference frequency of the reference signal with the frequency division frequency f vco l N0 .
  • phase locked loop circuit 1202 In a case where the frequency and phase of the reference frequency are equal to the frequency and the phase of the frequency division frequency f vco l N , respectively, an error between the reference frequency and the frequency division frequency f vco /N is zero. At this time, the phase locked loop circuit 1202 is in a locked state.
  • the loop filter may be a low pass filter.
  • a frequency division coefficient of the frequency divider is No, No is a real number, and NO is greater than or equal to one.
  • the circuit structure as shown in FIG. 7B is only one exemplary implementation of the base time unit generation sub-circuit 120.
  • the specific structure of the base time unit generation sub-circuit 120 is not limited to this case, the base time unit generation sub-circuit 120 may also be constructed by other circuit structures, and the present disclosure is not limited thereto.
  • K and ⁇ can be set in advance according to actual needs and are fixed.
  • FIG. 9 shows a schematic block diagram of a frequency adjustment sub-circuit provided by an embodiment of the present disclosure
  • FIG. 10 shows a schematic diagram of a working principle of a frequency adjustment sub-circuit provided by an embodiment of the present disclosure.
  • the frequency adjustment sub-circuit 121 includes a first input module 1211, a second input module 1212, and an output module 1213.
  • the first input module 1211 is configured to receive K reference output signals with phases evenly spaced and the base time unit output from the base time unit generation sub-circuit 120.
  • the second input module 1212 is configured to receive the frequency control word F from the control circuit 11.
  • the output module 1213 is configured to generate and output the output signal that has the target frequency and matches the frequency control word and the base time unit.
  • the frequency adjustment sub-circuit 121 may include a time-average-frequency direct period (TAF-DPS) synthesizer.
  • TAF-DPS time-average-frequency direct period synthesis
  • TAF-DPS time-average-frequency direct period synthesis
  • TAF-DPS time-average-frequency direct period synthesis
  • TAF-DPS time-average-frequency direct period synthesis
  • the output frequency of the TAF-DPS synthesizer can be changed instantaneously, i.e. the TAF-DPS synthesizer has the characteristics of rapidity of frequency switching.
  • TAF-DPS synthesizer can reach several ppb (parts per billion). More importantly, a frequency switching speed of AF-DPS is quantifiable. That is, the response time from the time, when the frequency control word is updated, to the time, when the frequency is switched, can be calculated according to the clock cycle. These characteristics enable TAF-DPS to be an ideal circuit module for the digital controlled oscillator (DCO).
  • DCO digital controlled oscillator
  • the TAF-DPS synthesizer can be used as a specific implementation of the frequency adjustment sub-circuit 121 in the embodiments of the present disclosure.
  • the advantages of the frequency locked loop include, but are not limited to:
  • the TAF-DPS synthesizer may be implemented using an application specific integrated circuit (e.g., ASIC) or a programmable logic device (e.g., FPGA).
  • the TAF-DPS synthesizer can be implemented using conventional analog circuit devices. The present disclosure is not limited to this case herein.
  • ppm and ppb can both be used to represent frequency deviation, and ppm and ppb represent values of allowable frequency deviation at a specific center frequency.
  • X ppm represents that a maximum frequency error is X parts per million of the center frequency; and similarly, X ppb represents that the maximum frequency error is X parts per billion of the center frequency.
  • the frequency is in hertz (Hz).
  • the frequency adjustment sub-circuit 122 based on the TAF-DPS synthesizer 510 has two inputs: a base time unit 520 and a frequency control word 530.
  • TAF-DPS synthesizer 510 has an output CLK 550.
  • the CLK 550 is a synthesized time-average-frequency clock signal.
  • CLK 550 is the output signal having the target frequency.
  • the output CLK 550 is a clock pulse string 540, and the clock pulse string 540 includes a first period TA 541 and a second period TB 542 in an interleaved manner.
  • the fraction r is used to control an occurrence probability of the second period T B , therefore, r can also determine the occurrence probability of the first period T A .
  • r is zero.
  • the TAF-DPS synthesizer 510 generates only one type of period, for example, the first period T A .
  • a period T dco of the output signal CLK output by the TAF-DPS synthesizer 510 is linearly proportional to the frequency control word 530.
  • the period T dco of the output signal output by the TAF-DPS synthesizer 510 will also change in the same form.
  • FIG. 11A is a structural schematic diagram of a frequency adjustment sub-circuit provided by an embodiment of the present disclosure
  • FIG. 11B is a structural schematic diagram of another frequency adjustment sub-circuit provided by an embodiment of the present disclosure.
  • the first input module 1211 includes a K ⁇ 1 multiplexer 711.
  • the K ⁇ 1 multiplexer 711 has a plurality of input terminals for receiving the K reference output signals with phases evenly spaced, a control input terminal, and an output terminal.
  • the output module 1213 includes a trigger circuit 730.
  • the trigger circuit 730 is used to generate a pulse string.
  • the pulse string includes, for example, a pulse signal of the first period TA.
  • the trigger circuit 730 includes a D flip-flop 7301, an inverter 7302, and an output terminal 7303.
  • the D flip-flop 7301 includes a data input terminal, a clock input terminal for receiving an output from an output terminal of the K ⁇ 1 multiplexer 711, and an output terminal for outputting the first clock signal CLK1.
  • the inverter 7302 includes an inverter input terminal for receiving the first clock signal CLK1 and an inverter output terminal for outputting the second clock signal CLK2.
  • the output terminal 7303 of the trigger circuit 730 is used to output the first clock signal CLK1 as the output signal S out having the target frequency f dco .
  • the first clock signal CLK1 includes the pulse string.
  • the second clock signal CLK2 is connected to the data input terminal of the D flip-flop 7301.
  • the second input module 1212 includes a logic control circuit 740.
  • the logic control circuit 740 includes an input terminal for receiving the frequency control word F output from the control circuit 11, a clock input terminal for receiving the first clock signal CLK1, and an output terminal connected to an control input terminal of the K ⁇ 1 multiplexer of the first input module 1211.
  • the first input module 1211 includes a first K ⁇ 1 multiplexer 721, a second K ⁇ 1 multiplexer 723, and a 2 ⁇ 1 multiplexer 725.
  • Each of the first K ⁇ 1 multiplexer 721 and the second K ⁇ 1 multiplexer 723 includes a plurality of input terminals for receiving the K signals with phases evenly spaced, a control input terminal, and an output terminal.
  • the 2 ⁇ 1 multiplexer 725 includes a control input terminal, an output terminal, a first input terminal for receiving an output of the first K ⁇ 1 multiplexer 721, and a second input terminal for receiving an output of the second K ⁇ 1 multiplexer 723.
  • the output module 1213 includes a trigger circuit.
  • the trigger circuit is used to generate a pulse string.
  • the trigger circuit includes a D flip-flop 761, an inverter 763, and an output terminal 762.
  • the D flip-flop 761 includes a data input terminal, a clock input terminal for receiving an output from an output terminal of the 2 ⁇ 1 multiplexer 725, and an output terminal for outputting the first clock signal CLK1.
  • the inverter 763 includes an input terminal for receiving the first clock signal CLK1 and an output terminal for outputting the second clock signal CLK2.
  • the output terminal 762 of the trigger circuit is used to output the first clock signal CLK1 as the output signal S out having the target frequency f dco .
  • the first clock signal CLK1 is connected to the control input terminal of the 2 ⁇ 1 multiplexer 725, and the second clock signal CLK2 is connected to the data input terminal of the D flip-flop 761.
  • the second input module 1212 includes a first logic control circuit 70 and a second logic control circuit 74.
  • the first logic control circuit 70 includes a first adder 701, a first register 703, and a second register 705.
  • the second logic control circuit 74 includes a second adder 741, a third register 743, and a fourth register 745.
  • the first adder 701 adds the frequency control word (F) and the most significant bits (for example, 5 bits) stored in the first register 703, and then stores the addition result in the first register 703 at a rising edge of the second clock signal CLK2; alternatively, the first adder 701 adds the frequency control word (F) and all information stored in the first register 703, and then stores the addition result in the first register 703 at the rising edge of the second clock signal CLK2.
  • the most significant bit stored in the first register 703 will be stored in the second register 705 and serves as s selection signal of the first K ⁇ 1 multiplexer 721 for selecting one of the K multi-phase input signals as a first output signal of the first K ⁇ 1 multiplexer 721.
  • the second adder 741 adds the frequency control word (F) and the most significant bit stored in the first register 703, and then stores the addition result in the third register 743 at the rising edge of the second clock signal CLK2. At a rising edge of a next first clock signal CLK1, the information stored in the third register 743 will be stored in the fourth register 745 and used as a selection signal of the second K ⁇ 1 multiplexer 723 for selecting one of the K multi-phase input signals as a second output signal of the second K ⁇ 1 multiplexer 723.
  • the 2 ⁇ 1 multiplexer 725 selects one of the first output signal output from the first K ⁇ 1 multiplexer 721 and the second output signal output from the second K ⁇ 1 multiplexer 723 as the output signal of the 2 ⁇ 1 multiplexer 725, and the output signal of the 2 ⁇ 1 multiplexer 725 serves as the input clock signal of the D flip-flop 761.
  • a period (T dco ) of the output signal S out output by the TAF-DPS synthesizer as shown in FIGS. 11A and 11B can be calculated by the above formula (1).
  • TAF- DPS may refer to literatures, such as L. XIU, "Nanometer Frequency Synthesis beyond the Phase-Locked Loop", Piscataway, NJ 08854, USA, John Wiley IEEE-press, 2012 and L. XIU, "From Frequency to Time-Average-Frequency: a Paradigm Shift in the Design of Electronic System", Piscataway, NJ 08854, USA, John Wiley IEEE-press, 2015 .
  • the entire contents of the literatures are hereby incorporated by reference.
  • the frequency locked loop 10 further includes the first frequency division circuit 13.
  • the first frequency division circuit 13 is configured to generate the feedback frequency f b based on the target frequency f dco and input the feedback signal having the feedback frequency f b to the control circuit 11.
  • the frequency control word F is also related to the frequency f ⁇ of the base time unit.
  • the base time unit generation sub-circuit 120 is further configured to output the base time unit ⁇ to the signal generation sub-circuit 112.
  • the input frequency f i is not completely equal to any feedback frequency f b
  • the frequency locked loop provided by the embodiments of the present disclosure can generate an arbitrary input frequency by two frequencies according to the concept of average-time-frequency.
  • f 1 and f 2 both represent the feedback frequency
  • p and q are coefficients
  • p represents a weight of f 1
  • q represents a weight of f 2
  • f ⁇ represents the frequency of the base time unit
  • F represents the frequency control word.
  • f 1 represents the first feedback frequency
  • f 2 represents the second feedback frequency
  • p represents a probability of occurrence of the first feedback frequency f 1
  • q represents a probability of occurrence of the second feedback frequency f 2 . Therefore, according to the above relationship expression (3), finally, the frequency control word F will oscillate between two integers and furthermore, a locked state is entered.
  • FIG. 12 is a schematic diagram of frequency tracking characteristics of a frequency locked loop provided by an embodiment of the present disclosure.
  • the input frequency f i is a certain fixed value (e.g., 20MHz)
  • the target frequency f dco of the output of the frequency locked loop 10 oscillates between a first frequency value and a second frequency value (e.g., both the first frequency value and the second frequency value are fixed values)
  • the frequency locked loop 10 locks the target frequency of the output
  • a first average target frequency of the output signal output by the frequency locked loop 10 can be obtained based on the first frequency value and the second frequency value
  • the frequency locked loop 10 responds quickly and reaches the locked state again after a short time.
  • the target frequency f dco of the output of the frequency locked loop 10 oscillates between a third frequency value and a fourth frequency value (e.g., both the third frequency value and the fourth frequency value are fixed values), and in this case, a second average target frequency of the output signal output by the frequency locked loop 10 can be obtained based on the third frequency value and the fourth frequency value.
  • the target frequency output by the frequency locked loop 10 oscillates back and forth between two frequencies to achieve the average frequency.
  • an actual test result of the accuracy of the frequency locked loop 10 provided by the embodiments of the present disclosure can be as high as 0.0125 ppb.
  • FIG. 13 is a schematic diagram of a circuit structure of another frequency locked loop according to an embodiment of the present disclosure.
  • the decimal frequency locked loop is a design difficulty in the current frequency locked loop field, but in the frequency locked loop provided by the embodiments of the present disclosure, the number of the decimal places can be relatively high.
  • the frequency locked loop 10 further includes a first frequency division circuit 13 and a second frequency division circuit 14.
  • the first frequency division circuit 13 is configured to generate a feedback frequency based on the target frequency and input a feedback signal having the feedback frequency to the control circuit.
  • the second frequency division circuit 14 is configured to perform frequency division on the input frequency to generate a second intermediate frequency and input a second intermediate signal having the second intermediate frequency to the control circuit 11.
  • the structure, parameters (e.g., the first frequency division coefficient P and so on), and the like of the first frequency division circuit 13 in the embodiment as shown in FIG. 13 may be the same as or different from the structure, parameters (e.g., the first frequency division coefficient N and so on), and the like of the first frequency division circuit 13 in the embodiment as shown in FIG. 2 , for example, N may or may not be equal to P.
  • N may or may not be equal to P.
  • the present disclosure is not specifically limited thereto.
  • the frequency locked loop provided by the embodiment as shown in FIG. 2 can achieve integer frequency multiplication
  • the frequency locked loop provided by the embodiment as shown in FIG. 13 can achieve frequency multiplication or frequency division of any value.
  • the frequency locked loop uses 0.0078125(1/128) as the decimal resolution.
  • the structure and function of the remaining circuits in the frequency locked loop provided by the embodiment as shown in FIG. 13 are the same as the structure and function of the circuits in the frequency locked loop as shown in FIG. 2 , and will not be described here again.
  • the input frequency f i is not completely equal to any feedback frequency f b
  • the frequency locked loop provided by the embodiments of the present disclosure can generate an arbitrary input frequency by two frequencies according to the concept of average-time-frequency.
  • f 1 and f 2 both represent the feedback frequency
  • p and q are coefficients
  • p represents a weight of f 1
  • q represents a weight of f 2
  • f ⁇ represents the frequency of the base time unit
  • F represents the frequency control word.
  • FIG. 14 is a test diagram of a frequency ratio of a frequency locked loop according to an embodiment of the present disclosure.
  • the abscissa represents the sampling time, and a unit of the sampling time is nanoseconds (ns), and the ordinate represents the frequency ratio between the target frequency and the input frequency.
  • the frequency ratio between the target frequency and the input frequency is in a range of 1.83ppb, and the accuracy is high. From this, it can be seen that the frequency locked loop provided by the embodiment of the present disclosure can still maintain high precision in a case where the fractional resolution reaches 0.0078125.
  • FIG. 15 is a schematic block diagram of an electronic device provided by an embodiment of the present disclosure.
  • the electronic device 1 provided by the embodiment of the present disclosure may include a frequency source 20 and the frequency locked loop 10 according to any one of the above embodiments of the present disclosure.
  • the frequency source 20 is configured to provide an input signal having the input frequency and transmit the input signal to the frequency locked loop 10.
  • the frequency source 20 may include a self-excited oscillation source and a synthetic frequency source.
  • the self-excited oscillation source includes a crystal oscillator, a cavity oscillator, a voltage controlled oscillator, and the like.
  • the synthetic frequency source includes a direct analog frequency source, a direct digital frequency source, an indirect analog frequency source, and an indirect digital frequency source.
  • frequency locked loop can refer to the relevant description in the above-mentioned embodiments of the frequency locked loop and will not be repeated here again.
  • FIG. 16 is a schematic flow chart of a frequency generation method provided by an embodiment of the present disclosure.
  • the frequency generation method provided by the embodiments of the present disclosure can be implemented based on the frequency locked loop described in any one of the embodiments of the present disclosure.
  • the frequency generation method may include the following operations:
  • the control signal includes a first sub-control signal and a second sub-control signal.
  • the step of judging the size relationship between the input frequency and the feedback frequency to obtain the control signal may include: generating the first sub-control signal in a case where the input frequency is greater than the feedback frequency, and generating the second sub-control signal that is different from the first sub-control signal in a case where the input frequency is less than the feedback frequency.
  • the frequency generation method controls to generate the frequency control word according to the size between the input frequency and the feedback frequency, and then generates the target frequency according to the frequency control word.
  • the input frequency can be any value and does not need to correspond to the target frequency.
  • the frequency generation method has the characteristics, such as high precision, fast response speed, low power consumption, small volume, programmability, etc.
  • step S11 the operation of determining the frequency control word according to the control signal may include the following operations:
  • the first sub-control signal subtracting a first adjustment parameter from a frequency control word to be adjusted to generate the frequency control word; or, according to the second sub-control signal, adding a second adjustment parameter to the frequency control word to be adjusted to generate the frequency control word.
  • the first adjustment parameter and the second adjustment parameter are the same, and are both 1, for example.
  • the output signal having the target frequency may be generated by a TAF-DPS synthesizer.
  • step S11 can be implemented by the control circuit in the frequency locked loop according to any one of the embodiments of the present disclosure
  • step S12 can be implemented by the digital control oscillation circuit in the frequency locked loop according to any one of the embodiments of the present disclosure, and similar operations or steps will not be repeated here again.

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
EP19845900.0A 2019-01-02 2019-01-02 Frequenzregelkreis, elektronische vorrichtung und frequenzerzeugungsverfahren Pending EP3907889A4 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2019/070131 WO2020140206A1 (zh) 2019-01-02 2019-01-02 锁频环、电子设备和频率生成方法

Publications (2)

Publication Number Publication Date
EP3907889A1 true EP3907889A1 (de) 2021-11-10
EP3907889A4 EP3907889A4 (de) 2022-08-17

Family

ID=71406962

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19845900.0A Pending EP3907889A4 (de) 2019-01-02 2019-01-02 Frequenzregelkreis, elektronische vorrichtung und frequenzerzeugungsverfahren

Country Status (6)

Country Link
US (1) US11012080B2 (de)
EP (1) EP3907889A4 (de)
JP (1) JP2022522910A (de)
KR (1) KR102435183B1 (de)
CN (1) CN111642138B (de)
WO (1) WO2020140206A1 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11139819B2 (en) * 2019-04-23 2021-10-05 Boe Technology Group Co., Ltd. Parameter determination method and device for spread spectrum circuit, and clock spread spectrum method and device

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4267514A (en) * 1979-02-16 1981-05-12 The United States Of America As Represented By The Secretary Of The Air Force Digital phase-frequency detector
US6404247B1 (en) * 1995-11-13 2002-06-11 Industrial Technology Research Institute All digital phase-locked loop
US6594330B1 (en) * 1999-10-26 2003-07-15 Agere Systems Inc. Phase-locked loop with digitally controlled, frequency-multiplying oscillator
JP2003188931A (ja) * 2001-12-13 2003-07-04 Sony Corp クロック再生装置及びクロック再生方法
US20050108600A1 (en) 2003-11-19 2005-05-19 Infineon Technologies Ag Process and device for testing a serializer circuit arrangement and process and device for testing a deserializer circuit arrangement
TWI279085B (en) * 2004-03-22 2007-04-11 Realtek Semiconductor Corp All-digital phase-locked loop
US7633322B1 (en) * 2007-04-06 2009-12-15 Altera Corporation Digital loop circuit for programmable logic device
US7888973B1 (en) * 2007-06-05 2011-02-15 Marvell International Ltd. Matrix time-to-digital conversion frequency synthesizer
CN101640533B (zh) * 2009-08-14 2011-10-05 东南大学 一种全数字锁相环的快速锁定方法
JP5792582B2 (ja) * 2011-10-17 2015-10-14 ルネサスエレクトロニクス株式会社 半導体装置、受信機、送信機、送受信機及び通信システム
US9036755B2 (en) * 2012-09-28 2015-05-19 Liming Xiu Circuits and methods for time-average frequency based clock data recovery
KR101449855B1 (ko) * 2013-06-11 2014-10-13 고려대학교 산학협력단 주파수 고정 장치
CN108270437B (zh) 2017-01-04 2023-04-14 京东方科技集团股份有限公司 数控振荡器和基于数控振荡器的全数字锁频环和锁相环
CN106708166B (zh) * 2017-01-09 2020-03-10 京东方科技集团股份有限公司 信号生成器和信号生成方法
CN107425851B (zh) * 2017-08-09 2021-08-06 京东方科技集团股份有限公司 频率补偿器、电子设备和频率补偿方法
CN107896107A (zh) * 2017-10-13 2018-04-10 浙江大学 一种鉴频器以及一种同时锁定频率和相位的环路系统
CN109031361B (zh) * 2018-07-03 2022-03-18 成都国恒空间技术工程有限公司 一种锁频环+fft的大频偏捕获方法

Also Published As

Publication number Publication date
KR20200085790A (ko) 2020-07-15
US11012080B2 (en) 2021-05-18
WO2020140206A1 (zh) 2020-07-09
US20210075431A1 (en) 2021-03-11
KR102435183B1 (ko) 2022-08-24
CN111642138B (zh) 2023-12-26
JP2022522910A (ja) 2022-04-21
EP3907889A4 (de) 2022-08-17
CN111642138A (zh) 2020-09-08

Similar Documents

Publication Publication Date Title
US11101806B2 (en) Frequency regulator and frequency regulating method thereof, and electronic device
US11381229B2 (en) Clock spread spectrum circuit, electronic equipment, and clock spread spectrum method
CN106708166B (zh) 信号生成器和信号生成方法
EP2436119B1 (de) Phasenregelkreis mit einem mehrphasenoszillator
US10686458B1 (en) Method and apparatus for improving frequency source frequency accuracy and frequency stability
US9008261B2 (en) Circuits and methods for using a flying-adder synthesizer as a fractional frequency divider
US20090274255A1 (en) Method and apparatus for stabilizing clock
US11342925B2 (en) Signal generation circuit and method, and digit-to-time conversion circuit and method
JP2006119123A (ja) 位相差検出装置
Xiu et al. A reconfigurable TAF-DPS frequency synthesizer on FPGA achieving 2 ppb frequency granularity and two-cycle switching speed
GB2551264A (en) Method and apparatus for multi-rate clock generation
US11012080B2 (en) Frequency locked loop, electronic device, and frequency generation method
US11588491B2 (en) Signal generation circuit and method, and digit-to-time conversion circuit and method
US20030042506A1 (en) Multi-service processor clocking system
JP2004032586A (ja) 逓倍ｐｌｌ回路
US6346833B1 (en) Frequency multiplier circuit
CN115395952A (zh) 时脉产生电路及其补偿电路
CN111817712A (zh) 基于相位的分频器及相关锁相环、芯片、电子装置及时钟产生方法
JPH09270705A (ja) 小数点分周式周波数シンセサイザ
CN118054787A (zh) 相位同步控制系统及控制方法
Gaither A new programmable low noise all digital phase-locked loop architecture

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: UNKNOWN

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20200214

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
A4 Supplementary search report drawn up and despatched

Effective date: 20220714

RIC1 Information provided on ipc code assigned before grant

Ipc: H03L 7/18 20060101ALN20220708BHEP

Ipc: H03L 7/087 20060101ALI20220708BHEP

Ipc: H03L 7/093 20060101ALI20220708BHEP

Ipc: H03L 7/091 20060101ALI20220708BHEP

Ipc: H03L 7/099 20060101AFI20220708BHEP