CN111642138A - 锁频环、电子设备和频率生成方法 - Google Patents
锁频环、电子设备和频率生成方法 Download PDFInfo
- Publication number
- CN111642138A CN111642138A CN201980000004.0A CN201980000004A CN111642138A CN 111642138 A CN111642138 A CN 111642138A CN 201980000004 A CN201980000004 A CN 201980000004A CN 111642138 A CN111642138 A CN 111642138A
- Authority
- CN
- China
- Prior art keywords
- frequency
- signal
- circuit
- input
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 25
- 230000010355 oscillation Effects 0.000 claims abstract description 16
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 15
- 238000010586 diagram Methods 0.000 description 38
- 102100040862 Dual specificity protein kinase CLK1 Human genes 0.000 description 15
- 101000749294 Homo sapiens Dual specificity protein kinase CLK1 Proteins 0.000 description 9
- 230000000630 rising effect Effects 0.000 description 8
- 238000013461 design Methods 0.000 description 6
- 230000006870 function Effects 0.000 description 6
- 230000004044 response Effects 0.000 description 6
- 101100113692 Caenorhabditis elegans clk-2 gene Proteins 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- 102100040844 Dual specificity protein kinase CLK2 Human genes 0.000 description 3
- 101000749291 Homo sapiens Dual specificity protein kinase CLK2 Proteins 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 238000003786 synthesis reaction Methods 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- 101100328957 Caenorhabditis elegans clk-1 gene Proteins 0.000 description 2
- 238000012827 research and development Methods 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- 238000002054 transplantation Methods 0.000 description 1
- 238000009941 weaving Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
- H03L7/0992—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/091—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
一种锁频环、电子设备和频率生成方法。该锁频环(10)包括:控制电路(11),被配置为判断输入频率(fi)和反馈频率(fb)的大小关系以得到控制信号,并根据控制信号确定频率控制字(F),其中,控制信号包括第一子控制信号(Cf)和第二子控制信号(Cs),当输入频率(fi)大于反馈频率(fb)时,控制电路(11)被配置为生成第一子控制信号(Cf),当输入频率(fi)小于反馈频率(fb)时,控制电路(11)被配置为生成不同于第一子控制信号(Cf)的第二子控制信号(Cs);数字控制振荡电路(12),被配置为根据频率控制字(F),生成并输出具有目标频率(fdco)的输出信号(Sout)。
Description
PCT国内申请,说明书已公开。
Claims (16)
- PCT国内申请,权利要求书已公开。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2019/070131 WO2020140206A1 (zh) | 2019-01-02 | 2019-01-02 | 锁频环、电子设备和频率生成方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN111642138A true CN111642138A (zh) | 2020-09-08 |
CN111642138B CN111642138B (zh) | 2023-12-26 |
Family
ID=71406962
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201980000004.0A Active CN111642138B (zh) | 2019-01-02 | 2019-01-02 | 锁频环、电子设备和频率生成方法 |
Country Status (6)
Country | Link |
---|---|
US (1) | US11012080B2 (zh) |
EP (1) | EP3907889A4 (zh) |
JP (1) | JP2022522910A (zh) |
KR (1) | KR102435183B1 (zh) |
CN (1) | CN111642138B (zh) |
WO (1) | WO2020140206A1 (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11139819B2 (en) * | 2019-04-23 | 2021-10-05 | Boe Technology Group Co., Ltd. | Parameter determination method and device for spread spectrum circuit, and clock spread spectrum method and device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101640533A (zh) * | 2009-08-14 | 2010-02-03 | 东南大学 | 一种全数字锁相环的快速锁定方法 |
US7888973B1 (en) * | 2007-06-05 | 2011-02-15 | Marvell International Ltd. | Matrix time-to-digital conversion frequency synthesizer |
CN107896107A (zh) * | 2017-10-13 | 2018-04-10 | 浙江大学 | 一种鉴频器以及一种同时锁定频率和相位的环路系统 |
CN108270437A (zh) * | 2017-01-04 | 2018-07-10 | 京东方科技集团股份有限公司 | 数控振荡器和基于数控振荡器的全数字锁频环和锁相环 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4267514A (en) * | 1979-02-16 | 1981-05-12 | The United States Of America As Represented By The Secretary Of The Air Force | Digital phase-frequency detector |
US6404247B1 (en) * | 1995-11-13 | 2002-06-11 | Industrial Technology Research Institute | All digital phase-locked loop |
US6594330B1 (en) * | 1999-10-26 | 2003-07-15 | Agere Systems Inc. | Phase-locked loop with digitally controlled, frequency-multiplying oscillator |
JP2003188931A (ja) * | 2001-12-13 | 2003-07-04 | Sony Corp | クロック再生装置及びクロック再生方法 |
US20050108600A1 (en) * | 2003-11-19 | 2005-05-19 | Infineon Technologies Ag | Process and device for testing a serializer circuit arrangement and process and device for testing a deserializer circuit arrangement |
TWI279085B (en) * | 2004-03-22 | 2007-04-11 | Realtek Semiconductor Corp | All-digital phase-locked loop |
US7633322B1 (en) * | 2007-04-06 | 2009-12-15 | Altera Corporation | Digital loop circuit for programmable logic device |
JP5792582B2 (ja) * | 2011-10-17 | 2015-10-14 | ルネサスエレクトロニクス株式会社 | 半導体装置、受信機、送信機、送受信機及び通信システム |
US9036755B2 (en) * | 2012-09-28 | 2015-05-19 | Liming Xiu | Circuits and methods for time-average frequency based clock data recovery |
KR101449855B1 (ko) * | 2013-06-11 | 2014-10-13 | 고려대학교 산학협력단 | 주파수 고정 장치 |
CN106708166B (zh) * | 2017-01-09 | 2020-03-10 | 京东方科技集团股份有限公司 | 信号生成器和信号生成方法 |
CN107425851B (zh) * | 2017-08-09 | 2021-08-06 | 京东方科技集团股份有限公司 | 频率补偿器、电子设备和频率补偿方法 |
CN109031361B (zh) * | 2018-07-03 | 2022-03-18 | 成都国恒空间技术工程有限公司 | 一种锁频环+fft的大频偏捕获方法 |
-
2019
- 2019-01-02 JP JP2020529429A patent/JP2022522910A/ja active Pending
- 2019-01-02 EP EP19845900.0A patent/EP3907889A4/en active Pending
- 2019-01-02 US US16/633,287 patent/US11012080B2/en active Active
- 2019-01-02 CN CN201980000004.0A patent/CN111642138B/zh active Active
- 2019-01-02 KR KR1020207015353A patent/KR102435183B1/ko active IP Right Grant
- 2019-01-02 WO PCT/CN2019/070131 patent/WO2020140206A1/zh unknown
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7888973B1 (en) * | 2007-06-05 | 2011-02-15 | Marvell International Ltd. | Matrix time-to-digital conversion frequency synthesizer |
CN101640533A (zh) * | 2009-08-14 | 2010-02-03 | 东南大学 | 一种全数字锁相环的快速锁定方法 |
CN108270437A (zh) * | 2017-01-04 | 2018-07-10 | 京东方科技集团股份有限公司 | 数控振荡器和基于数控振荡器的全数字锁频环和锁相环 |
CN107896107A (zh) * | 2017-10-13 | 2018-04-10 | 浙江大学 | 一种鉴频器以及一种同时锁定频率和相位的环路系统 |
Also Published As
Publication number | Publication date |
---|---|
KR102435183B1 (ko) | 2022-08-24 |
EP3907889A1 (en) | 2021-11-10 |
WO2020140206A1 (zh) | 2020-07-09 |
CN111642138B (zh) | 2023-12-26 |
US11012080B2 (en) | 2021-05-18 |
US20210075431A1 (en) | 2021-03-11 |
KR20200085790A (ko) | 2020-07-15 |
EP3907889A4 (en) | 2022-08-17 |
JP2022522910A (ja) | 2022-04-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN111642139B (zh) | 频率调节器及其频率调节方法、电子设备 | |
CN108270437B (zh) | 数控振荡器和基于数控振荡器的全数字锁频环和锁相环 | |
CN106708166B (zh) | 信号生成器和信号生成方法 | |
CN107425851B (zh) | 频率补偿器、电子设备和频率补偿方法 | |
EP1249936A2 (en) | Lock detection circuit | |
US10686458B1 (en) | Method and apparatus for improving frequency source frequency accuracy and frequency stability | |
US7088155B2 (en) | Clock generating circuit | |
JP5206682B2 (ja) | 位相比較器およびフェーズロックドループ | |
US11342925B2 (en) | Signal generation circuit and method, and digit-to-time conversion circuit and method | |
CN113016139B (zh) | 用于产生高比率倍频时钟信号的数字时钟电路 | |
WO2021036775A1 (zh) | 信号生成电路及其方法、数字时间转换电路及其方法 | |
CN111642138B (zh) | 锁频环、电子设备和频率生成方法 | |
US6346833B1 (en) | Frequency multiplier circuit | |
CN111817712B (zh) | 基于相位的分频器及相关锁相环、芯片、电子装置及时钟产生方法 | |
JPH08274629A (ja) | ディジタルpll回路 | |
JP2010273185A (ja) | デジタルフェーズロックドループ回路 | |
CN111642140A (zh) | 测量装置及测量方法 | |
JPH09270705A (ja) | 小数点分周式周波数シンセサイザ | |
CN114070267A (zh) | 数字指纹生成电路、生成方法和电子设备 | |
JP2011030071A (ja) | Pll回路 | |
JP2005244648A (ja) | デジタルpll回路 | |
KR20040042342A (ko) | 펄스 스왈로 방식의 위상 제어 루프 회로 | |
JPH02233019A (ja) | 周波数シンセサイザ | |
JPS61109324A (ja) | 周波数シンセサイザ | |
JPH09238074A (ja) | Pll回路およびその高速ロックアップ方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |