EP3743940A1 - Procede de realisation d'une bille de brasure sur une face d'un substrat - Google Patents
Procede de realisation d'une bille de brasure sur une face d'un substratInfo
- Publication number
- EP3743940A1 EP3743940A1 EP19717523.5A EP19717523A EP3743940A1 EP 3743940 A1 EP3743940 A1 EP 3743940A1 EP 19717523 A EP19717523 A EP 19717523A EP 3743940 A1 EP3743940 A1 EP 3743940A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- intermediate layer
- film
- opening
- front face
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P76/00—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography
- H10P76/20—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising organic materials
- H10P76/202—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising organic materials for lift-off processes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
- H10W72/01204—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps using temporary auxiliary members, e.g. using sacrificial coatings or handle substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
- H10W72/01221—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps using local deposition
- H10W72/01223—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps using local deposition in liquid form, e.g. by dispensing droplets or by screen printing
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
- H10W72/01251—Changing the shapes of bumps
- H10W72/01253—Changing the shapes of bumps by etching
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
- H10W72/01251—Changing the shapes of bumps
- H10W72/01255—Changing the shapes of bumps by using masks
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
- H10W72/01251—Changing the shapes of bumps
- H10W72/01257—Changing the shapes of bumps by reflowing
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
- H10W72/01265—Thermally treating
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
- H10W72/241—Dispositions, e.g. layouts
- H10W72/242—Dispositions, e.g. layouts relative to the surface, e.g. recessed, protruding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
- H10W72/251—Materials
- H10W72/252—Materials comprising solid metals or solid metalloids, e.g. PbSn, Ag or Cu
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
- H10W72/29—Bond pads specially adapted therefor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/941—Dispositions of bond pads
- H10W72/9415—Dispositions of bond pads relative to the surface, e.g. recessed, protruding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/951—Materials of bond pads
- H10W72/952—Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
- H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
- H10W74/129—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed forming a chip-scale package [CSP]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
- H10W74/15—Encapsulations, e.g. protective coatings characterised by their shape or disposition on active surfaces of flip-chip devices, e.g. underfills
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
Definitions
- the present invention relates to a method of manufacturing a solder ball on one side of a substrate, and in particular by screen printing through a film, advantageously a photosensitive film.
- the present invention uses an intermediate layer intended to facilitate the removal of the film after the formation of the solder balls.
- the assembly of a first substrate and a second substrate may involve the formation of solder balls ("Bumps" according to English terminology) on one side of one or the other of the first and second substrates so that to establish electrical interconnections between devices that may be present on one and the other of the first and second substrates, but also to ensure the mechanical cohesion of the assembly formed by the latter.
- solder balls solder balls
- solder balls generally involves a heating step at a temperature above their melting temperature (commonly called "Reflow” according to the English terminology), giving said beads a truncated sphere shape.
- the "Reflow” step makes it possible in particular to promote the adhesion of the solder balls to the surface on which they are formed, but also to homogenize the solder forming each of the balls.
- solder balls are also subjected to heating to make them pass into a liquid state, and thus promote the wetting of the assembly surfaces of each of the first and second substrates.
- the screen printing through a photosensitive dry film appears as a technique of choice. Indeed, the screen printing through a dry film offers the possibility of forming the solder balls at the substrate scale with equipment often present in electronic component manufacturing plants. Thus, the technical mastery of the screen printing through a dry film, and the cost associated therewith do not constitute an obstacle to the production of said beads.
- the screen printing through a dry film makes it possible to envisage the formation of solder balls of large diameter (greater than 50 ⁇ m, for example 80 ⁇ m), and in a relatively small pitch (for example of the order of 100 ⁇ m). pm).
- Such a choice of bead diameter is often dictated by the steps subsequent to the assembly of the first and second substrates.
- an inter-substrate filling step commonly called “underfilling”
- the diameter of the balls must be sufficient to allow the flow, by capillarity, of a material of filling in the inter-substrate space formed by said balls.
- solder balls such as electroplating, individual placement of balls (“Wafer level solder sphere placement” according to the English terminology), solder jet (“solder jetting” according to the English terminology) ) or screen printing through a stencil are not desirable either because they do not meet the requirements in terms of diameter and ball pitch, or because their cost is incompatible with the requirements of the microelectronics industry.
- a method known from the state of the art, of producing solder balls on a face, called the front face, of a substrate, comprises the following steps:
- a step of rolling a photosensitive dry film for example Dupont WBR2075, covering the front face;
- step c) generally requires the execution of a heat treatment ("Reflow") at a temperature greater than 250 ° C. which directly affects the physico-chemical properties of the photosensitive dry film, and reinforces its energy. adhesion with the surface on which it rests.
- the execution of step d) requires the use of very aggressive chemical etching or delamination agents ("stripping" in the English terminology) which can damage the front face, and in particular the electronic structures or films likely to be present on said front face.
- An object of the present invention is then to provide a method for producing structures, especially solder balls, according to the screen printing technique through a dry film less aggressive than the known method of the state of the art.
- the object of the invention is, at least in part, achieved by a screen-printing method of at least one solder ball on one face, called the first front face, of a first substrate, the process comprising the following steps :
- step a) is preceded by the formation of an intermediate layer interposed between the film and the first front face, the intermediate layer being adapted to present an adhesion energy, according to one and / or the other of the interfaces formed with the first front face and the film, lower than the adhesion energy of an interface likely to be formed between the film and the first front face.
- step a) comprises rolling the preformed film on the first front face.
- a heat treatment step c1) is carried out between steps c) and d), the heat treatment comprising a temperature rise, advantageously a temperature rise at a temperature greater than 250 ° C.
- the first front face is provided with at least one metal pad on which is formed the at least one solder ball, advantageously the metal pad comprises copper.
- the film comprises a photosensitive material.
- step b) comprises a photolithography step.
- step b) also comprises removing the intermediate layer from the bottom of the at least one opening.
- the removal of the intermediate layer from the bottom of the at least one opening is carried out by plasma etching, advantageously by an oxygen plasma.
- the removal of the intermediate layer from the bottom of the at least one opening is performed by ion beam etching so as to redeposit the etching residues of the intermediate layer on the flanks of the at least one opening.
- the removal of the intermediate layer from the bottom of the at least one opening is preceded by the formation of a layer additional intermediate, of the same nature as the intermediate layer, covering the film, and the bottom and flanks of the at least one opening.
- the formation of the additional intermediate layer is followed by an anisotropic etching step adapted to remove the additional intermediate layer and the intermediate layer from the bottom of the at least one opening, and to preserve the intermediate layer. additional on the flanks of the at least one opening.
- step d) is performed by peeling.
- step d) is followed by a second step, called step e), of heat treatment which comprises a temperature rise intended to give the at least one solder ball a shape of truncated sphere.
- step e) is followed by a step f) of assembling the first substrate with a second substrate, the assembly comprising contacting the at least one solder ball with a face, said second front face, of the second substrate.
- step f) is followed by a step of filling the space between the first and the second front face with a polymer material.
- the intermediate layer has a thickness of less than 100 nm, advantageously less than 5 nm.
- the intermediate layer comprises a fluoropolymer.
- FIGS. 1a to 1g are diagrammatic representations of the different steps of a first mode of implementation of the method according to the present invention
- FIGS. 2a and 2b are diagrammatic representations of the step of removing the intermediate layer from the bottom of the openings according to a second mode of implementation of the method according to the present invention
- FIGS. 3a to 3c are schematic representations relating to the formation of an additional intermediate layer according to a third mode of implementation of the method according to the present invention.
- the invention described in detail below employs a process for forming solder balls by screen printing through a film, for example a photosensitive film, advantageously a dry photosensitive film.
- the screen printing step is generally followed by a step of removing the film, for example by dry etching or by liquid or wet etching.
- an intermediate layer 20, intended to facilitate the removal of film is interposed between the film and the substrate on which it rests.
- FIGS. 1a-1b a first embodiment of a process for forming solder balls 50 on one face, called first front face 12, of a first substrate 10 can be seen.
- the first substrate 10 may comprise any type of substrate made of semiconductor material, and in particular silicon.
- the first substrate 10 may also comprise on its first front face 12 connection pads 11, for example connection pads 11 made of copper, associated with devices formed on or in the first substrate 10 ( Figure la).
- the method according to this first embodiment then comprises a step of forming an intermediate layer 20, covering the first front face 12 of the first substrate 10.
- the formation of the intermediate layer 20 is followed by a step a) of forming a film 30 on said intermediate layer 20.
- the film 30 may for example comprise a photosensitive material and thus form a photosensitive film.
- photosensitive film is meant a film in which patterns or structures may be formed by a photolithography step.
- a photolithography step may comprise insolation of said film through a mask defining patterns, followed by its development so as to retain only part of the film.
- the film 30 may be a dry film which is deposited on the intermediate layer 20 by a rolling method.
- the film 30 may comprise SU8, a Serial DuPont TM WBR TM resin, for example WBR2075.
- the dry films may have relatively large thicknesses (for example thicknesses greater than 50 ⁇ m, or even greater than 80 ⁇ m) and thus allow the formation of solder balls 50 of equally large diameter.
- the intermediate layer 20 is adapted to present an adhesion energy, according to one and / or the other of the interfaces formed with the first front face 12 and the film 30, lower than the energy of adhesion of an interface capable of being formed between the film 30 and the first front face 12.
- the intermediate layer comprises a compound which has very little affinity for the film 30 and / or the first side before 12.
- the intermediate layer 20 is adapted to allow removal of the film 30 under less aggressive conditions than those known from the state of the art, for example by peeling, or by chemical etching of the intermediate layer 20.
- the intermediate layer 20 may be chosen so that the adhesion energy of said layer according to one or the other of the interfaces formed with the first front face 12 and the film 30 is less than 1 J / m 2 (the adhesion energy being measured by the Maszara method described in reference [1] cited at the end of the description).
- the intermediate layer 20 may in particular comprise a fluoropolymer.
- the fluorinated polymer may comprise at least one of the following materials: FDTS (Cl 3 Si (CH 2 ) 2 (CF 2 ) 7 Cl 3 ), FDDMCS (Cl 3 (CF 2 ) 7 (CH 2 ) 2 (CH 3 2 SiCI), OPTOOL (mixture of 80% perfluorohexane and 20% of a fluorinated compound).
- the intermediate layer may also include OTS
- the intermediate layer 20 may be formed from a thin film deposition technique, for example by dipping, spraying, or plasma, using a spinning device.
- the intermediate layer 20 may also have a thickness of less than 100 nm, advantageously less than 5 nm, and even more advantageously less than 2 nm.
- Step a) is followed by a step b) which comprises the formation of openings 40 in the film 30 and intended to delimit the solder balls 50 (FIG. 1b).
- the formation of the openings 40 may comprise a photolithography step.
- the formation of the openings 40 may comprise a dry etching step, for example a plasma etching.
- connection pads 11 are present at the first front face 12, it is understood that the openings 40 are also intended to expose said pads to the outside environment.
- the openings 40 preferably have a circular section with a diameter greater than 50 ⁇ m, for example equal to 80 ⁇ m.
- the present invention is however not limited to openings 40 of circular shape, and the art can consider any other form according to the requirements imposed on it. For example, if it is required to increase the solder volume, while maintaining a small interconnection step, the skilled person may consider openings 40 of oblong shape.
- the formation of the openings 40 according to this first embodiment also comprises the removal of the intermediate layer 20 from the bottom of the openings 40 (FIG. This removal can then be performed by dry etching, for example by plasma etching of oxygen.
- the step of forming the openings 40 is followed by a step c) of screen printing a solder mixture intended to fill, at least in part, the volume of the openings 40 ( Figure 1d).
- the solder mix may comprise any tin braze, including a mixture of tin, silver, and copper, or a mixture of gold and tin, indium solders, or any other solder at low.
- the screen printing may be followed by a step c) of heat treatment at a temperature above 250 ° C intended to chemically homogenize the solder and promote its adhesion on the first front face 12, and where appropriate on the connection pads 11 ( figure the).
- the film 30 can then be removed during a step d) thus leaving the solder balls 50 on the first front face 12 ( Figure 1f).
- Step d) of removing the film 30 may be preceded by a step of trimming said film 30.
- clipping is meant the action of retarking or engraving the periphery of the film 30 so as to facilitate peeling.
- the trimming can be implemented as soon as the film 30 is formed, for example before the formation of the openings 40, and at the same time as the formation of the openings 40.
- the clipping can be performed before a step of independently before or after the heat treatment step c1).
- the clipping is however, performed preferentially after step c1) of heat treatment (and certainly before step d)).
- the trimming of the film 30 may also comprise the removal of the portion or portions of the intermediate layer exposed to the open air, and in particular intermediate layer portions 20 extending from the sidewalls of the film. , so as to facilitate the execution of step d) by peeling.
- the solder balls 50 may also be subjected to a second heat treatment step, called step e), which comprises a temperature rise intended to give the at least one solder ball a truncated sphere shape (FIG. 1g).
- This step e) can be followed by a step f), of assembling the first substrate 10 with a second substrate, which comprises bringing the at least one solder ball into contact with a face, said second front face, of the second substrate.
- Step f) can also be preceded by removal of the intermediate layer 20.
- Step f) may be followed by a step of filling the space between the first and the second front face with a polymeric material.
- This filling step is intended to ensure better mechanical cohesion of the assembly formed by the first and second substrates.
- This second embodiment differs from the first embodiment in that the withdrawal of the intermediate layer 20 from the bottom of the openings 40 is carried out by ion beam etching ("IBE" or “Ion Beam Etching” according to the English terminology). so as to redeposit the etching residues of the intermediate layer 20 on the flanks of the openings 40.
- the intermediate layer 20 is formed again on the flanks of the openings 40.
- the reformation of the intermediate layer 20 on the flanks openings 40 thus limit the adhesion of the solder formed by screen printing to said flanks.
- FIGS. 3a to 3c there can be seen a third embodiment of a process for forming solder balls 50 according to the present invention.
- This third embodiment differs from the first embodiment in that the withdrawal of the intermediate layer 20 from the bottom of the openings 40 is preceded by the formation of an additional intermediate layer 21 of the same nature as the intermediate layer, in recovery of the photosensitive film. 30, and the bottom and flanks of the openings 40 ( Figure 3a).
- the additional intermediate layer 21 may be formed by a plasma process, for example with ICP plasma of C x F y ("ICP": Inductive Coupled Plasma).
- the formation of the additional intermediate layer 21 is then followed by an anisotropic etching step adapted to remove the additional intermediate layer 21 and the intermediate layer of the bottom of the openings 40, while retaining the additional intermediate layer 21 on the flanks of the openings 40 ( Figure 3b).
- the three modes of implementation of the method according to the present invention thus make it possible to produce solder balls 50 of large diameter and closely spaced by serigraphy through a photosensitive film 30.
- the implementation of the intermediate layer allows the removal of the photosensitive film 30 under conditions that prevent the degradation of the solder balls 50 and / or devices that may be present on the first front face 12.
Landscapes
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Wire Bonding (AREA)
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR1852069A FR3078821B1 (fr) | 2018-03-09 | 2018-03-09 | Procede de realisation d'une bille de brasure sur une face d'un substrat |
| PCT/FR2019/050468 WO2019170987A1 (fr) | 2018-03-09 | 2019-03-01 | Procede de realisation d'une bille de brasure sur une face d'un substrat |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| EP3743940A1 true EP3743940A1 (fr) | 2020-12-02 |
Family
ID=62455690
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP19717523.5A Pending EP3743940A1 (fr) | 2018-03-09 | 2019-03-01 | Procede de realisation d'une bille de brasure sur une face d'un substrat |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US11309269B2 (fr) |
| EP (1) | EP3743940A1 (fr) |
| FR (1) | FR3078821B1 (fr) |
| WO (1) | WO2019170987A1 (fr) |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6586322B1 (en) * | 2001-12-21 | 2003-07-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of making a bump on a substrate using multiple photoresist layers |
| JP2004140313A (ja) * | 2002-08-22 | 2004-05-13 | Jsr Corp | 二層積層膜を用いた電極パッド上へのバンプ形成方法 |
| JP3854213B2 (ja) * | 2002-09-20 | 2006-12-06 | 富士通株式会社 | バンプ電極付き電子部品の製造方法 |
| US7517788B2 (en) | 2005-12-29 | 2009-04-14 | Intel Corporation | System, apparatus, and method for advanced solder bumping |
| CN106068551B (zh) | 2014-01-07 | 2019-12-17 | 布鲁尔科技公司 | 用于暂时性晶片粘结方法的环状烯烃聚合物组合物和聚硅氧烷剥离层 |
| EP3175497A4 (fr) | 2014-08-01 | 2018-11-21 | Orthogonal Inc. | Formation de motifs photolithographique de dispositifs |
-
2018
- 2018-03-09 FR FR1852069A patent/FR3078821B1/fr active Active
-
2019
- 2019-03-01 WO PCT/FR2019/050468 patent/WO2019170987A1/fr not_active Ceased
- 2019-03-01 US US16/977,987 patent/US11309269B2/en active Active
- 2019-03-01 EP EP19717523.5A patent/EP3743940A1/fr active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| WO2019170987A1 (fr) | 2019-09-12 |
| US11309269B2 (en) | 2022-04-19 |
| FR3078821B1 (fr) | 2020-04-03 |
| US20210074659A1 (en) | 2021-03-11 |
| FR3078821A1 (fr) | 2019-09-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2001009944A1 (fr) | Procede de fabrication de connexions traversantes dans un substrat et substrat equipe de telles connexions | |
| EP2365741B1 (fr) | Procede de metallisation de vias borgnes | |
| FR2992467A1 (fr) | Procede de realisation d'un composant a contact electrique traversant et composant obtenu | |
| EP1797749B1 (fr) | Composant muni d'un ensemble de micropointes conductrices dures et procede de connexion electrique entre ce composant et un composant muni de protuberances conductrices ductiles | |
| EP3324435B1 (fr) | Procede de realisation de vias sur substrat flexible | |
| EP2223581B1 (fr) | Procédé de réalisation d'une interconnexion électrique entre deux couches conductrices | |
| EP3743940A1 (fr) | Procede de realisation d'une bille de brasure sur une face d'un substrat | |
| EP2791969B1 (fr) | Formation d'une connexion electrique du type via | |
| FR2785449A1 (fr) | Systeme d'assemblage de substrats a zones d'accrochage pourvues de cavites | |
| EP2684434A1 (fr) | Procédé d'interconnexion par retournement d'un composant électronique | |
| EP1760042B1 (fr) | Procédé pour la réalisation de moyens de connexion et/ou de soudure d'un composant | |
| EP2072458B1 (fr) | Procédé de formation de catalyseur de croissance de nanotubes/nanofibres et de croissance horizontale de nanotubes/nanofibres | |
| EP4513268B1 (fr) | Procede de realisation de motifs sur un substrat | |
| FR3111471A1 (fr) | Substrat de support pour circuit intégré, dispositif électronique, et procédés de production et de conditionnement correspondants. | |
| EP2521638B1 (fr) | Procede de realisation de trous a l'aide d'un jet de fluide | |
| EP4280261A1 (fr) | Procede de collage temporaire | |
| FR3093861A1 (fr) | Procédé d’enrobage de puces | |
| FR3038128A1 (fr) | Procede de fabrication d'un dispositif electronique | |
| EP2365743B1 (fr) | Structure d'interconnexion comprenant des vias borgnes destinés à être métallisés | |
| FR2888986A1 (fr) | Realisation de bossage conducteur pour circuit integre | |
| EP1675168A2 (fr) | Procédé et dispositif de positionnement de billes de connexion pour circuits intégrés | |
| FR3050865A1 (fr) | Procede de realisation d'interconnexions conductrices sur un substrat et interconnexions ainsi obtenues | |
| WO2012098302A1 (fr) | Procede de gravure de couches micro-electriques par un faisceau laser |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: UNKNOWN |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
| PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
| 17P | Request for examination filed |
Effective date: 20200824 |
|
| AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
| AX | Request for extension of the european patent |
Extension state: BA ME |
|
| DAV | Request for validation of the european patent (deleted) | ||
| DAX | Request for extension of the european patent (deleted) | ||
| RAP3 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIESALTERNATIVES |