EP3718143A1 - Composant electronique a heterojonction muni d'une couche barriere enterree amelioree - Google Patents
Composant electronique a heterojonction muni d'une couche barriere enterree amelioreeInfo
- Publication number
- EP3718143A1 EP3718143A1 EP18827190.2A EP18827190A EP3718143A1 EP 3718143 A1 EP3718143 A1 EP 3718143A1 EP 18827190 A EP18827190 A EP 18827190A EP 3718143 A1 EP3718143 A1 EP 3718143A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- layer
- electronic component
- layers
- concentration
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000004888 barrier function Effects 0.000 title claims abstract description 62
- 239000000463 material Substances 0.000 claims abstract description 35
- 239000004065 semiconductor Substances 0.000 claims abstract description 30
- 239000000758 substrate Substances 0.000 claims abstract description 25
- 229910002058 ternary alloy Inorganic materials 0.000 claims abstract description 12
- 230000001965 increasing effect Effects 0.000 claims abstract description 10
- 230000003247 decreasing effect Effects 0.000 claims abstract description 8
- 239000013626 chemical specie Substances 0.000 claims abstract 8
- 238000000926 separation method Methods 0.000 claims abstract 2
- 229910052782 aluminium Inorganic materials 0.000 claims description 28
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 28
- 239000004020 conductor Substances 0.000 claims 1
- 230000001747 exhibiting effect Effects 0.000 claims 1
- 239000007789 gas Substances 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 18
- 229910002601 GaN Inorganic materials 0.000 description 15
- 238000005036 potential barrier Methods 0.000 description 13
- 239000000956 alloy Substances 0.000 description 9
- 229910045601 alloy Inorganic materials 0.000 description 8
- 239000000126 substance Substances 0.000 description 6
- 239000000969 carrier Substances 0.000 description 5
- 230000015556 catabolic process Effects 0.000 description 5
- 230000006978 adaptation Effects 0.000 description 4
- 230000007423 decrease Effects 0.000 description 4
- 230000005669 field effect Effects 0.000 description 4
- 239000000203 mixture Substances 0.000 description 4
- 230000003071 parasitic effect Effects 0.000 description 4
- 230000007704 transition Effects 0.000 description 4
- 238000002347 injection Methods 0.000 description 3
- 239000007924 injection Substances 0.000 description 3
- 230000006911 nucleation Effects 0.000 description 3
- 238000010899 nucleation Methods 0.000 description 3
- 230000010287 polarization Effects 0.000 description 3
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 239000000243 solution Substances 0.000 description 2
- XYLOFRFPOPXJOQ-UHFFFAOYSA-N 2-[4-[2-(2,3-dihydro-1H-inden-2-ylamino)pyrimidin-5-yl]-3-(piperazine-1-carbonyl)pyrazol-1-yl]-1-(2,4,6,7-tetrahydrotriazolo[4,5-c]pyridin-5-yl)ethanone Chemical compound O=C(Cn1cc(c(n1)C(=O)N1CCNCC1)-c1cnc(NC2Cc3ccccc3C2)nc1)N1CCc2n[nH]nc2C1 XYLOFRFPOPXJOQ-UHFFFAOYSA-N 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- 229910001199 N alloy Inorganic materials 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000010893 electron trap Methods 0.000 description 1
- 239000012776 electronic material Substances 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 239000011777 magnesium Substances 0.000 description 1
- 230000001737 promoting effect Effects 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02455—Group 13/15 materials
- H01L21/02458—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02505—Layer structure consisting of more than two layers
- H01L21/02507—Alternating layers, e.g. superlattice
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/0254—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/0257—Doping during depositing
- H01L21/02573—Conductivity type
- H01L21/02579—P-type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1083—Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
Definitions
- the invention relates to heterojunction electronic components provided with a buried barrier layer separating them from their substrate, and in particular the high-mobility electronic components provided with such a buried barrier layer.
- An alternative for power switches, particularly at high frequencies, is the use of heterostructure field-effect transistors, and in particular the electron-mobility field-effect transistors.
- a high electron mobility transistor includes the superposition of two semiconductor layers having different forbidden bands which form a quantum well at their interface. Electrons are confined in this quantum well to form a two-dimensional gas of electrons. For reasons of resistance to high voltage and temperature, these transistors are chosen so as to have a wide band of forbidden energy.
- the transistors based on gallium nitride are very promising. Their forbidden energy bandwidth induces a higher critical electric field compared to conventional electronic materials, a high carrier saturation rate and good thermal and chemical stability.
- the breakdown field of the gallium nitride can thus be greater than 2 ⁇ 10 6 V / cm, which makes it easy to produce compact transistors with breakdown voltages greater than 600 V.
- the breakdown voltage / drain can easily be controlled by an appropriate distance between gate and drain.
- such transistors allow very high current densities because of the very high electron mobility and the high electron density in the electron interface gas.
- Such transistors are subject to the phenomenon of collapse of current. This phenomenon degrades the performance of the transistor following an overvoltage. The degradation may be characterized by an increase in on-state resistance or an offset of the threshold voltage of the transistor.
- the phenomenon collapse is due to the trapping of carriers under an electric field, which can intervene for different energies and in different places of the transistor.
- such transistors tend to trap electrons in the deep layers, such as the buffer layer.
- Such trapped electrons act as parasitic grids by their electrostatic effect. These uncontrolled parasitic grids contribute to the depletion of the electron gas layer and therefore degrade its performance.
- 10.1002 / pssa.201026270 discloses a horizontally conductive heterojunction transistor.
- the transistor comprises a stack of a layer of GaN and a layer of AlN and AIGaN, at the interface of which an electron gas layer is formed.
- a buried AlxGaN barrier layer is formed under the GaN layer.
- This buried barrier layer thus separates the GaN layer from an AlN buffer layer.
- Such a buried barrier layer forms a potential barrier at the conduction band under the quantum well containing the electron gas.
- a potential barrier of more than 3eV is formed, thus limiting their injection to deeper layers.
- Such a structure makes it possible at the same time to increase the confinement of the carriers in the quantum well and thus to allow an increased threshold, to reduce their injection towards the deep layers and thus to reduce the collapse effect of current, and also to allow increase the breakdown voltage of the transistor.
- Such a buried barrier layer may, however, by design or doping trap carriers and participate in the depletion of the quantum well.
- the invention aims to solve one or more of these disadvantages.
- the invention thus relates to an electronic component as defined in the appended claims.
- FIG 1 is a schematic sectional view of a stack of layers of semiconductor materials to form an electronic component provided with a barrier layer according to a first embodiment
- FIG. 2 is a diagram representing the concentration of a chemical component in the thickness of a barrier layer according to a first variant
- FIG. 3 is a diagram representing the concentration of a chemical component in the thickness of a barrier layer according to a second variant
- FIG 4 is a schematic sectional view of a stack of layers of semiconductor materials to form an electronic component provided with a barrier layer according to a second embodiment
- FIG. 5 is a diagram illustrating different concentrations of a chemical component in the alloy layers of the buried barrier for different configurations, as a function of depth;
- FIG. 6 is a diagram illustrating the energies of the valence and conduction bands for the different configurations of FIG. 5, as a function of the depth;
- FIG. 7 is a diagram illustrating the decimal logarithm of the electron concentration for the different configurations of FIG. 5, as a function of depth;
- FIG. 8 is a diagram illustrating the energies of the valence and conduction bands for other configurations, as a function of the depth
- FIG. 9 is a diagram illustrating the decimal logarithm of the electron concentration for the configurations of FIG. 8, as a function of depth;
- FIG. 10 is a diagrammatic sectional view of an application of the first embodiment to a normally open type high electron mobility field effect transistor.
- Figure 1 is a schematic sectional view of a stack 1 of layers of semiconductor materials to form an electronic component provided with a barrier layer according to a first embodiment.
- the stack 1 of semiconductor materials comprises from bottom to top: a substrate 10, optionally one or more nucleation layers 11, optionally one or more transition layers 12, a buffer semiconductor layer 13, a buried barrier 2 , a channel layer 14 in semiconductor material, optionally an adaptation layer 15, and an upper layer 16 of semiconductor material.
- the layers of semiconductor material 14 and 16 are superimposed in a manner known per se to form a layer of electron gas 17 at the interface or near the interface between these layers 14 and 16.
- the substrate 10 may be an insulator or semiconductor intrinsic or doped silicon type.
- the substrate 10 may for example be of silicon type with a mesh orientation (1 1 1).
- the substrate 10 may also be silicon carbide, or sapphire.
- the substrate 10 may have a thickness of about 650 miti, typically between 500 pm and 2 mm.
- the nucleation layer 11 is typically formed of semiconductor material, for example of the III-N type, for example AlN, in order to allow a subsequent epitaxy of a III-N type semiconductor material over the substrate 10.
- the transition layer 12 deposited in a manner known per se on the nucleation layer 1 1 serves as an intermediate between AIN to another type semiconductor material III-N.
- the transition layer 12 allows in particular a mesh adaptation between AIN of the layer 1 1 and the layer 13 (typically GaN). Such a mesh adaptation makes it possible to manage the mechanical stresses in the layers.
- the transition layer (or layers) 12 may typically be a ternary alloy of aluminum nitride such as an alloy of AIGaN.
- the buffer layer 13 typically has a thickness of between 100 nm and 5 ⁇ m, typically 1 ⁇ m.
- a layer is for example a GaN layer of unintentionally doped type, or having a carbon doping making it more insulating.
- the layer of semiconductor material 14 (for example of the III-V type, for example element III nitride, typically GaN) for example has a thickness of between 30 and 500 nm, for example 100 nm.
- the adaptation layer 15 is typically made of AlN, with for example a thickness typically between 0.5 nm and 1.5 nm.
- the semiconductor material layer 16 is made of a material other than that of the layer 14 (for example of the III-V type, for example of element III ternary nitride, typically AIGaN or Hain) and has for example a thickness between 10 and 40 nm, for example 25 nm.
- the material of the layer 16 is chosen to have a band gap greater than GaN.
- the layers are epitaxially deposited with a Ga-face orientation.
- the buried barrier 2 comprises an alternation:
- layers 21, 23 and 25 of lll-N type ternary alloy semiconductor materials having an increasing concentration (with the depth) of one of the components of the alloy while approaching the substrate 10 or in other words a concentration increasing in the depth of the layer;
- layers 22, 24 and 26 of lll-N type ternary alloy semiconductor materials having a decreasing concentration (with the depth) of one of the components of the alloy while approaching the substrate 10 or in other words a concentration decreasing in the depth of the layer.
- the layers 21 to 26 are for example AIGaN, but it is also possible to consider other materials such as IhAIN or NnAIGaN.
- use is made of an alternation of three layers with increasing concentration of one of the components of the alloy, and of three layers with decreasing concentration of one of the components of the alloy. A different number of such layers in the buried barrier 2 can of course be used.
- the chemical bonds of the III-N materials form dipoles because of the shift of the barycenters of the positive and negative charges of the bond. While these dipoles are neutralized two by two in the volume of a layer of material III-N of homogeneous composition, according to the invention, polarization volumic charges are generated due to the continuous variation of the composition in the buried barrier. 2.
- a network With the alternation of layers of semiconductor materials of ternary III-N alloys having a concentration of one of the materials of the increasing / decreasing alloy, a network is produced whose layers respectively accumulate polarization charges in volume, negative and positive respectively.
- a network of junctions which can be described as head-to-spades pn, without extrinsic doping is formed.
- This network of pn junctions has a tendency to block the electrons independently of the direction of polarization. Due to the absence of the need for extrinsic doping, it is not necessary to manage doping profiles, there is no risk of extrinsic contamination of the active layers for the electronic component, and it avoids a parasitic lateral conduction because the buried barrier is depleted.
- the idea is therefore to provide a network of junctions forming potential barriers whose height is adjustable with the composition gradient, all of which can be sized to prevent any accumulation of carriers in the network, in particular electrons.
- a pn-head junction network can be realized.
- Such a buried barrier 2 preferably has a thickness at least equal to 100 nm, advantageously at least 200 nm, making the injection and the trapping of majority carriers in the deep layers (for example the buffer layer 13) more difficult.
- the barrier 2 is advantageously directly contiguous against the lower face of the layer 14.
- Such a buried barrier configuration 2 has a high potential barrier under the electron gas layer 17, to reduce the phenomenon of current collapse, one of whose components comes from electrons injected into the deep layers. (with for example a potential barrier greater than 1 eV). Moreover, such a buried barrier 2 can be completely depleted in order to avoid any parasitic lateral conduction under the layer of electron gas 17. The potential barrier can be maintained at a relatively high level (for example at most 2 eV ), without the buried barrier 2 inducing excessive depletion of the electron gas layer 17. In particular, even with a layer 14 of reduced thickness (typically at most 50nm), the confinement of the electron gas layer 17 is improved and the depletion in the channel layer 14 due to this barrier 2 is particularly reduced. In particular, such a buried barrier 2 is particularly advantageous with a carbon-doped GaN buffer layer 13 having a tendency to trap electrons.
- the aluminum concentration may be alternated with layers having an aluminum concentration with a linear growth in the thickness and of layers having an aluminum concentration with a linear decrease in thickness, as illustrated in the diagram of Figure 2.
- the aluminum concentration can be alternated between layers having an aluminum concentration with stepped growth in the thickness and layers having an aluminum concentration with stepped decay in the thickness, as illustrated in FIG. the diagram of Figure 3.
- Figure 4 is a schematic sectional view of a stack 1 of semiconductor material layers to form an electronic component provided with a barrier layer according to a second embodiment.
- the stack 1 of the second embodiment has the same configuration as the stack of the first embodiment, and differs from it only by the presence of a layer 18 of P-doped semiconductor material interposed between the buffer layer 13 and the buried barrier 2.
- the layer 18 is here doped GaN P.
- the layer 18 may for example have a P type doping with an acceptor concentration of between 5 * 10 16 cm -3 and 5 * 10 17 cm 3 , for example 10 17 cm 3 .
- P-type doping can be performed with magnesium.
- the layer 18 may for example have a thickness of between 50 and 250 nm, for example 200 nm.
- Such a configuration makes it possible to create an additional potential barrier under the buried barrier 2, and also makes it possible to promote the total depletion of electrons in the buried barrier 2.
- Such a layer 18 can also be used to compensate the electrons that could be accumulated at the bottom of the buffer layer 13.
- the influence of different parameters on the operation of the buried barrier 2 will be studied. Simulations have thus been carried out with different configurations of the second embodiment.
- the layer 14 is here in GaN, the layer 16 in AIGaN, and the layers 21 to 26 are in AIGaN.
- Figure 5 is a diagram illustrating different concentrations of a chemical component in the buried barrier alloy layers for different configurations, as a function of depth.
- FIG. 6 is a diagram illustrating the valence and conduction band energies as a function of depth, for the different configurations of FIG. 5.
- FIG. 7 is a diagram illustrating the concentration of electrons as a function of depth, for different configurations of Figure 5.
- the zero depth on the diagrams corresponds to the upper face of the layer 14 of GaN.
- This layer 14 here has a thickness of 100 nm for the different configurations.
- the curves in solid line correspond to a configuration of the state of the art, with a buried barrier consisting of a layer of AIGaN having a homogeneous concentration of 2.5% over its entire thickness (300nm).
- the dash-dot curves correspond to a configuration with layers 21, 23 and 25 whose aluminum concentration increases linearly between 0 and 2.5% in their thickness, when approaching the substrate 10, and with layers 22, 24 and 26 whose aluminum concentration decreases linear way between 2.5% and 0% in their thickness, when approaching the substrate 10.
- the dotted curves correspond to a configuration with layers 21, 23 and 25 whose aluminum concentration increases linearly between 0 and 5% in their thickness, when approaching the substrate 10, and with layers 22, 24 and 26 whose aluminum concentration decreases linearly between 5% and 0% in their thickness, when approaching the substrate 10.
- the dashed lines correspond to a configuration with layers 21, 23 and 25 whose aluminum concentration increases linearly between 0 and 10% in their thickness, when approaching the substrate 10, and with layers 22, 24 and 26 whose aluminum concentration decreases linearly between 10% and 0% in their thickness, when approaching the substrate 10.
- the layers 21 to 26 have respective thicknesses of 50 nm.
- the various configurations according to the invention make it possible to have a relatively high conduction band energy, in particular with a potential barrier at least equal to 2 eV at the level of the upper part of the buried barrier.
- the configuration shown in dash-points allows in particular to have a potential barrier value of about 2eV, at the top of the buried barrier.
- Such a configuration also makes it possible to maintain a relatively high potential barrier value over the entire thickness of the buried barrier, which favors its complete depletion of electrons.
- a lower concentration of the chosen material makes it possible to reduce the mechanical stresses related to the differences in mesh parameters of the ternary alloy having a variable composition.
- the different configurations make it possible to keep a large concentration of electrons in the electron gas layer 17.
- the buried barrier according to the invention thus slightly disturbs the layer of electron gas 17.
- only the configuration according to the invention corresponding to the discontinuous curve shows a significant concentration of electrons in the buried barrier.
- the concentration of electrons in the buried barrier is very small, or the buried barrier is completely depleted.
- the minimum concentration of aluminum in the layers 21 to 26 is at most equal to 1%.
- the maximum concentration of aluminum in the layers 21 to 26 is at least 2%, and preferably at most 10%, advantageously at most 5%.
- the product of the maximum aluminum concentration of one of the layers 21 to 26 by its thickness is between 1 * 10 -9 and 3 * 10 9 .
- Such a range promotes a complete depletion of the buried barrier 2.
- the layers 21 to 26 each have a thickness of at most 60 nm, preferably 50 nm.
- FIG. 8 is a diagram illustrating the energies of the valence and conduction bands as a function of depth, for another configuration according to the invention.
- FIG. 9 is a diagram illustrating the concentration of electrons as a function of depth, for the configuration according to the invention of FIG. 8.
- the solid line curve corresponds to a reference configuration of the state of the art, with a AIGaN buried barrier with a uniform aluminum concentration of 5%.
- the dashed curve corresponds to a configuration with layers 21 to 26 having aluminum concentrations varying between 0 and 10%, with an average concentration of 5%.
- the dashed line corresponds to a configuration with layers 21 to 26 having Aluminum concentrations varying between 0 and 5%, with an average concentration of 2.5%.
- the zero depth on the diagrams corresponds to the upper face of the layer 14 of GaN.
- the layer 14 here has a thickness of 50 nm.
- the layer 14 is therefore less thick than for the configurations of FIG. 5.
- the buried barrier for the two configurations illustrated in FIG. 8 has a thickness of 300 nm. From the diagram of FIG. 8, it can be seen that for the same average amount of aluminum as according to the state of the art, a configuration according to the invention makes it possible to raise the level of the barrier by 1.6 eV. It can also be seen that for a quantity that is half as much as in the state of the art, a configuration according to the invention makes it possible to maintain the barrier at the same level.
- Such a stack 1 of semiconductor materials including a buried barrier 2 can be used for many types of electronic components. Such a stack 1 may in particular be used for the formation of horizontal conduction electronic components. With reference to FIG. 10, the application of such a stack 1 is illustrated to form a horizontal electronically conductive high-mobility field effect transistor 3.
- the transistor 3 comprises in known manner conduction electrodes 31 and 32 disposed on the semiconductor layer 16. One of these electrodes will be designated as the source, the other electrode will be designated as the drain of the transistor 3.
- a control gate 33 is positioned between the conduction electrodes 31 and 32. The control gate 33 is here formed in a recess passing through the layer 16. The transistor 3 is here of the normally open type. In the conducting state, the conduction under the gate 33 is of the MOS type, in the layer 14.
- the source 31, the drain 32 and the control gate 33 are only illustrated schematically, their dimensions and their structures being able to differ strongly from one another. illustration of figure 5.
- the application of the invention to such a transistor 3 makes it possible, in particular, to shift its threshold voltage towards positive values because of the increased confinement of the electrons of the layer 17.
- the on-state resistance of such a transistor 3 is particularly reduced under the gate, for a normally open type recessed transistor. Indeed, the buried barrier 2 is close to the electron gas layer 17, which reduces the depth of the grid recess.
- the static disorder under the gate 33 is also reduced in the absence of extrinsic doping that can contaminate the MOS channel formed in the on state.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Junction Field-Effect Transistors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1761295A FR3074359A1 (fr) | 2017-11-28 | 2017-11-28 | Composant electronique a heterojonction muni d'une couche barriere enterree amelioree |
PCT/FR2018/052983 WO2019106272A1 (fr) | 2017-11-28 | 2018-11-26 | Composant electronique a heterojonction muni d'une couche barriere enterree amelioree |
Publications (1)
Publication Number | Publication Date |
---|---|
EP3718143A1 true EP3718143A1 (fr) | 2020-10-07 |
Family
ID=61258393
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP18827190.2A Pending EP3718143A1 (fr) | 2017-11-28 | 2018-11-26 | Composant electronique a heterojonction muni d'une couche barriere enterree amelioree |
Country Status (4)
Country | Link |
---|---|
US (1) | US20210126118A1 (fr) |
EP (1) | EP3718143A1 (fr) |
FR (1) | FR3074359A1 (fr) |
WO (1) | WO2019106272A1 (fr) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220328680A1 (en) * | 2021-04-12 | 2022-10-13 | Innoscience (Suzhou) Technology Co., Ltd. | Semiconductor device and method for manufacturing the same |
US20220328425A1 (en) * | 2021-04-12 | 2022-10-13 | Innoscience (Suzhou) Technology Co., Ltd. | Semiconductor device and method for manufacturing the same |
US20220328673A1 (en) * | 2021-04-12 | 2022-10-13 | Innoscience (Suzhou) Technology Co., Ltd. | Semiconductor device and method for manufacturing the same |
US20220328424A1 (en) * | 2021-04-12 | 2022-10-13 | Innoscience (Suzhou) Technology Co., Ltd. | Semiconductor device and method for manufacturing the same |
WO2022217415A1 (fr) * | 2021-04-12 | 2022-10-20 | Innoscience (Suzhou) Technology Co., Ltd. | Dispositif à semi-conducteur et son procédé de fabrication |
CN114551573A (zh) * | 2022-02-24 | 2022-05-27 | 电子科技大学 | 一种氮化镓p沟道器件 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010238752A (ja) * | 2009-03-30 | 2010-10-21 | Mitsubishi Electric Corp | 半導体装置及びその製造方法 |
JP6018360B2 (ja) * | 2010-12-02 | 2016-11-02 | 富士通株式会社 | 化合物半導体装置及びその製造方法 |
WO2013137476A1 (fr) * | 2012-03-16 | 2013-09-19 | 次世代パワーデバイス技術研究組合 | Substrat à semi-conducteur multicouches, élément à semi-conducteur et leur procédé de fabrication |
JP2015115371A (ja) * | 2013-12-09 | 2015-06-22 | 古河電気工業株式会社 | 窒化物半導体装置およびその製造方法、並びに電界効果トランジスタおよびダイオード |
CN108400159B (zh) * | 2018-01-25 | 2020-08-25 | 厦门市三安集成电路有限公司 | 具有多量子阱高阻缓冲层的hemt外延结构及制备方法 |
CN112490243B (zh) * | 2019-09-12 | 2023-09-12 | 联华电子股份有限公司 | 三维半导体结构及其制作方法 |
-
2017
- 2017-11-28 FR FR1761295A patent/FR3074359A1/fr active Pending
-
2018
- 2018-11-26 US US16/767,016 patent/US20210126118A1/en active Pending
- 2018-11-26 WO PCT/FR2018/052983 patent/WO2019106272A1/fr unknown
- 2018-11-26 EP EP18827190.2A patent/EP3718143A1/fr active Pending
Also Published As
Publication number | Publication date |
---|---|
US20210126118A1 (en) | 2021-04-29 |
FR3074359A1 (fr) | 2019-05-31 |
WO2019106272A1 (fr) | 2019-06-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP3718143A1 (fr) | Composant electronique a heterojonction muni d'une couche barriere enterree amelioree | |
EP3203526B1 (fr) | Transistor à hétérojonction à confinement de gaz d'électrons amélioré | |
EP2736079B1 (fr) | Procédé de fabrication d'un transistor à hétérojonction de type normalement bloqué | |
EP2736078B1 (fr) | Transistor bidirectionnel à haute mobilité électronique | |
EP3117465B1 (fr) | Transistor a effet de champ et a heterojonction. | |
FR3050869A1 (fr) | Transistor a heterojonction de type normalement ouvert a tension de seuil elevee | |
EP3203527A1 (fr) | Transistor a heterojonction a haute mobilite electronique de type normalement bloque | |
WO2017072249A1 (fr) | Transistor a effet de champ a rendement et gain optimise | |
WO2017046077A1 (fr) | TRANSISTOR A ENRICHISSEMENT COMPORTANT UNE HETEROJONCTION AlGaN/GaN ET UNE GRILLE EN DIAMANT DOPE P | |
EP0522952B1 (fr) | Transistor à effet de champ, à couches minces de barrière et couche mince dopée | |
EP3127160B1 (fr) | Couche tampon optimisée pour transistor a effet de champ a haute mobilité | |
EP3826072A1 (fr) | Transistor a gaz d'electrons, dispositif monobloc comportant au moins deux transistors en cascode et procedes de fabrication associes | |
WO2019224448A1 (fr) | Transistor a haute mobilite electronique en mode enrichissement | |
EP3467867B1 (fr) | Procede de fabrication d'un composant electronique a heterojonction muni d'une couche barriere enterree | |
FR3047609A1 (fr) | Transistor hemt de type normalement ouvert presentant une tension de seuil eleve et une resistance de conduction reduite | |
WO2018115699A2 (fr) | Transistor hemt normalement bloqué à canal contraint | |
EP3542401B1 (fr) | Composant électronique à hétérojonction à haute mobilité électronique | |
FR3083647A1 (fr) | Transistor a heterojonction de type normalement ouvert a resistance de passage reduite | |
EP4068386A1 (fr) | Transistor à effet de champ à structure verticale | |
EP4084085A1 (fr) | Dispositif microélectronique | |
FR3132385A1 (fr) | Transistor à effet de champ à gaz d’électrons bidimensionnel à grilles latérales | |
WO2020035644A1 (fr) | Transistor a haute mobilite electronique | |
FR2922045A1 (fr) | Transistor a forte mobilite electronique et son procede de fabrication |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: UNKNOWN |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
17P | Request for examination filed |
Effective date: 20200527 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
DAV | Request for validation of the european patent (deleted) | ||
DAX | Request for extension of the european patent (deleted) | ||
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
17Q | First examination report despatched |
Effective date: 20220316 |