EP2805422B1 - High efficiency transmitter - Google Patents

High efficiency transmitter Download PDF

Info

Publication number
EP2805422B1
EP2805422B1 EP13703202.5A EP13703202A EP2805422B1 EP 2805422 B1 EP2805422 B1 EP 2805422B1 EP 13703202 A EP13703202 A EP 13703202A EP 2805422 B1 EP2805422 B1 EP 2805422B1
Authority
EP
European Patent Office
Prior art keywords
output
transmission path
transmitter
upconverter
power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP13703202.5A
Other languages
German (de)
English (en)
French (fr)
Other versions
EP2805422A1 (en
Inventor
Bhushan Shanti Asuri
Ibrahim Ramez CHAMAS
Prasad Srinivasa Siva Gudem
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of EP2805422A1 publication Critical patent/EP2805422A1/en
Application granted granted Critical
Publication of EP2805422B1 publication Critical patent/EP2805422B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/02—Transmitters
    • H04B1/04—Circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/02—Transmitters
    • H04B1/04—Circuits
    • H04B1/0483—Transmitters with multiple parallel paths
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/24—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/02—Transmitters
    • H04B1/04—Circuits
    • H04B2001/0408—Circuits with power amplifiers
    • H04B2001/045—Circuits with power amplifiers with means for improving efficiency

Definitions

  • the present application relates generally to the operation and design of wireless devices, and more particularly, to the operation and design of wireless transmitters.
  • transmitters used by devices operating on wireless networks have a very wide dynamic range requirement (i.e., >75dB).
  • a high power level i.e., limited dynamic range
  • the signals transmitted from devices closer to the base station will be received with much higher signal strengths and will overpower signals transmitted from devices further away from the base station. Therefore, a wide dynamic range is required so that devices in communication with a distant base station can transmit at higher transmit powers than devices closer to the same base station.
  • the base station By controlling the transmit power of the devices based on their proximity to the base station, it is possible for the base station to receive the transmitted signals with approximately equal power levels, thereby providing the highest throughput for all devices.
  • the transmitter When transmitting at very high output power (i.e., 4dBm) the transmitter has to satisfy stringent linearity requirements. When transmitting at low output power (i.e., -55dBm) the transmitter is constrained by the need for good local oscillator (LO) leakage and image suppression. When transmitting at medium output power (i.e., - 8dBm) the transmitter should consume as little battery current as possible to extend talk times. For example, in typical network implementations, the numbers and locations of the base stations are determined so that the medium power range happens to be the "most probable" power range used for voice calls.
  • LO local oscillator
  • Document EP 1 931 053 A2 refers to a method and system for a shared high-power transmit path for a multi-protocol transceiver. Aspects of one method may include sharing a first power amplifier with a WLAN signal and a Bluetooth signal. The first power amplifier may amplify the WLAN signal and/or the Bluetooth signal simultaneously, or individually.
  • Document WO 2007/056137 A2 refers to a transmit amplifier stage operable to amplify a transmit signal and comprising power amplifiers and switches.
  • the power amplifiers include at least one fractional power amplifier operable to provide fractional power to amplify the transmit signal, where the fractional power is a fraction of the full power.
  • a switch has a plurality of positions, where a position directs the transmit signal to a selected power amplifier.
  • FIG. 1 shows a conventional transmitter 100 for use in a wireless device.
  • the transmitter 100 comprises a baseband filter 102 that receives a signal to be transmitted and filters this signal to generate a filtered signal 112 that is input to an upconverter 104 .
  • the upconverter 104 upconverters the frequency based on an LO signal 114 received from a frequency divider 108 .
  • the frequency divider generates the LO signal 114 from an output of a voltage controlled oscillator 108 .
  • the upconverted signal 116 is input to a driver amplifier 106 for amplification before transmission.
  • the transmitter 100 operates in a wireless device to meet the wide dynamic range requirements of a multiple access communication network. For example, the transmitter 100 is required to transmit at high power levels when the device is far away from a receiving base station and to transit at lower power levels when the device is closer to the receiving base station.
  • the components of the transmitter 100 may operate most efficiently at high output power. This means that at lower output powers, which are typically used during voice calls, the transmitter 100 operates less efficiently thereby wasting battery power and reducing talk times.
  • FIG. 2 shows an exemplary embodiment of a high efficiency transmitter 200 for use in a wireless device.
  • the transmitter 200 comprises a main transmission path 202 and a high efficiency transmission path 204 .
  • the transmitter 200 comprises a baseband (BB) filter 206 that receives a signal to be transmitted and generates a filtered signal 208 that is input to both the main transmission path 202 and the high efficiency transmission path 204 .
  • the main transmission path 202 comprises a switch 210 , upconverter 212 and driver amplifier 214 .
  • the high efficiency transmission path 204 comprises a switch 218 , upconverter 218 and driver amplifier 220 .
  • the driver amplifiers 214 and 220 have outputs that are connected to a switch 228 .
  • a controller 230 is provided that generates switch control signals sw1, sw2, and sw3.
  • the switch control signals are connected to the switches 210 , 216 and 228 and control the operation of these switches.
  • the controller comprises a processor, CPU, gate array, firmware, hardware logic or any other hardware and/or hardware executing software that is configured to receive a control signal 232 from another entity in the wireless device and use this control signal to set the switches sw1, sw2 and sw3 to control the operation of the transmitter 200 .
  • the upconverter 212 and the driver amplifier 214 of the main transmission path 202 are configured to operate at high efficiency when transmitting at high output power levels (i.e., a first output power range). However, at medium and low output power levels (i.e., a second output power range), the upconverter 212 and the driver amplifier 214 operate at lower efficiency levels.
  • the upconverter 218 and the driver amplifier 220 of the high efficiency transmission path 204 are configured to operate at high efficiency when transmitting at medium to low output power levels (i.e., the second output power range).
  • the upconverter 218 and DA 220 of the high efficiency transmission path comprise design elements specific to improving efficiency while utilizing the fact that at low power levels several performance requirements are relaxed. For example, RX band noise at the output of the transmitter is relaxed, which means that the upconverter 218 can be operated with less current.
  • the upconverter 218 can also utilize a resistive load to provide more voltage swing.
  • the upconverter 218 is more efficient than the upconverter 212 at medium to low power levels, and the driver amplifier 220 is more efficient than the driver amplifier 214 at medium to low power levels.
  • the high efficiency transmission path 204 operates at higher efficiency at medium to low output power levels than the main transmission path 202 .
  • a signal to be transmitted is filtered by the baseband filter 208 and input to the switches 210 and 216 .
  • the controller 230 receives a control signal 232 that indicates the desired output power level of the signal to be transmitted.
  • the controller 230 operates to control the switches 210 , 216 , and 228 by generating the switch control signals sw1, sw2, and sw3 based on the power level indicated by the control signal 232 . For example, if the power level indicated is above a selected power threshold (e.g., -8dBm) then the controller 230 sets the switch control signals sw1, sw2, and sw3 so that switch 210 is closed, switch 216 is open, and switch 228 is set to couple terminal A to the output.
  • a selected power threshold e.g., -8dBm
  • the main transmission path 202 This enables the main transmission path 202 to efficiently transmit the signal to be transmitted at a high output power level.
  • the main transmission path 202 is enabled when the desired output power is within a first power range that is above a selected power threshold level of -8dBm.
  • the controller 230 sets the switch control signals sw1, sw2, and sw3 so that switch 210 is open, switch 216 is closed, and switch 228 is set to couple terminal B to the output.
  • the high efficiency transmission path 204 is enabled when the desired output power is within a second power range that is at or below the selected power threshold level of -8dBm.
  • any desired threshold levels and/or power ranges may be utilized to determine the transmission path to be used.
  • the novel transmitter 200 comprises two transmission paths ( 202 , 204 ).
  • the main path ( 202 ) is used at high output power levels and the high efficiency path ( 204 ) is used at lower output power levels to provide greater efficiency at the lower power levels than the main path 202 .
  • Each path comprises its own upconverter and driver amplifier.
  • the outputs of the driver amplifiers of the two paths are connected at an output switch 228 which directs the appropriate signal to an antenna for transmission based on the switch control signal sw3.
  • FIG. 3 shows an exemplary embodiment of a high efficiency transmitter 300 for use in a wireless device.
  • the transmitter 300 comprises a main transmission path 302 and a high efficiency transmission path 304 .
  • the transmitter 300 comprises components similar to the transmitter 200 except that the frequency divider 224 of the transmitter 200 has be separated into two frequency dividers ( 306 , 308 ) that are included in the main 302 and high 304 efficiency transmission paths, respectively.
  • the VCO 222 is configured to output an oscillator signal that is coupled to both the divider 306 and the divider 308 .
  • the frequency divider 306 is configured to operate at high efficiency when transmitting at high output power levels. However, at medium and low output power levels, the frequency divider 306 operates at lower efficiency levels.
  • the frequency divider 308 is configured to operate at high efficiency when transmitting at medium to low output power levels. For example, in an exemplary embodiment, the frequency divider 308 is configured to operation more efficiently than the frequency divider 306 at medium to low power levels.
  • the high efficiency transmission path 304 operates at higher efficiency at medium to low output power levels than the main transmission path 302 .
  • the novel transmitter 300 comprises two transmission paths ( 302, 304 ).
  • the main path 302 is used at high power and includes the frequency divider 306 .
  • the high efficiency path ( 304 ) is used at low power and includes the frequency divider 308 to provide greater efficiency at the lower power level than the main path 302 .
  • Each path comprises its own upconverter, frequency divider, and driver amplifier.
  • the outputs of the driver amplifiers of the two paths are connected at an output switch 228 which directs the appropriate signal to an antenna for transmission based on the switch control signal sw3.
  • FIG. 4 shows an exemplary embodiment of a high efficiency transmitter 400 for use in a wireless device.
  • the transmitter 400 comprises a main transmission path 402 and a high efficiency transmission path 404 .
  • the transmitter 400 comprises components similar to the transmitter 300 except that the baseband filter 206 of the transmitter 300 has be separated into two baseband filters ( 406, 408 ) that are included in the main 402 and high efficiency 404 transmission paths, respectively. Additionally, switch 410 has been added and the controller 230 is configured to generate a switch control signal sw4 to control switch 410 .
  • the baseband filter 406 is configured to operate at high efficiency when transmitting at high output power levels. However, at medium and low output power levels, the baseband filter 406 operates at lower efficiency levels.
  • the baseband filter 408 is configured to operate at high efficiency when transmitting at medium to low output power levels. For example, in an exemplary embodiment, the baseband filter 408 is configured to operate more efficiently than the baseband filter 406 at medium to low power levels.
  • the high efficiency transmission path 404 operates at higher efficiency at medium to low output power levels than the main transmission path 402 .
  • the novel transmitter 400 comprises two transmission paths ( 402 , 404 ).
  • the main path 402 is used at high power and includes the baseband filter 406 .
  • the high efficiency path ( 404 ) is used at medium to low power and includes the baseband filter 408 to provide greater efficiency at the lower power level than the main path 402 .
  • Each path comprises its own baseband filter, upconverter, frequency divider, and driver amplifier.
  • the outputs of the driver amplifiers of the two paths are connected at an output switch 228 which directs the appropriate signal to an antenna for transmission based on the switch control signal sw3.
  • the DA 220 In the high power transmission path 402 , fixed loading from the DA 214 prevents a resistive load from being used because it tunes the load lower in frequency.
  • the DA 220 In the high efficiency transmission path 404 , the DA 220 is operated with a very small capacitive load allowing for resistively loaded operation of the upconverter 218 .
  • the output swing may be limited since the maximum power that needs to be delivered is smaller.
  • a special active impedance matching circuit referred to as a source follower matching circuit is provided at the output of the DA 220 .
  • the source follower active matching circuit does not consume a large portion of the delivered power, thus providing additional power savings. Exemplary embodiments of the active matching circuit are described in more detail below.
  • the talk-time current of WAN transmitters is typically measured at an output power level of -8dBm (i.e., assume 50 ohm system), which corresponds to approximately 0dBm antenna power.
  • the -8dBm output power can be generated by an impedance matched driver amplifier (IMDA).
  • IMDA impedance matched driver amplifier
  • FIG. 5 shows a conventional two stage inductively loaded common-source cascode driver amplifier 500 .
  • the first stage provides voltage gain while the output stage delivers the power to a 50 ⁇ load 502 .
  • half of the RF current generated by the DA output stage is absorbed by the internal 50 ⁇ impedance 504 .
  • the classical DA implementation with matched output impedance is 50% efficient since only half the generated RF current flows to the load to generate the required power.
  • the efficiency is typically much lower. For example, at an output power of -8dBm, it will be assume that the signal current needed is 2.64mA.
  • the supply current of the passively matched DA 500 will be approximately 6mA from the 1.3V supply. Therefore, it would be desirable to eliminate the signal current loss through the internal impedance matching of the DA 500 .
  • FIG. 6 shows a diagram 600 that illustrates current flow in the conventional driver amplifier shown in FIG. 5 .
  • the diagram 600 illustrates how only one half of the current generated by the IMDA 500 flows to the output load.
  • the core devices of the IMDA 500 generate an RF current (Irf) and one half of this current (Irf/2) flows to the output load 502 and the other half of this current (Irf/2) flows through the internal matching circuit 504 .
  • FIG. 7 shows an exemplary embodiment of a highly efficient driver amplifier 700 for use in a wireless device.
  • the DA 700 is suitable for use as the DA 220 shown in FIG. 4 .
  • the DA 700 is configured to control the directionality of the output port to make sure that all the RF current is routed to the 50 ⁇ load while the output port still "sees" a 50 ⁇ internal impedance match.
  • the DA 700 utilizes an isolator 702 to control the directionality of the output port and therefore all the generated current flows to the 50 ⁇ load.
  • FIG. 8 shows an exemplary embodiment of a highly efficient driver amplifier 800 for use in a wireless device.
  • the DA 800 is suitable for use as the DA 220 shown in FIG. 4 .
  • the DA 800 comprises an "isolator" 802 that is implemented using a transistor 804 in common-drain configuration.
  • the common-drain transistor 804 delivers current in one direction to the load 806 while generating a 50 ⁇ internal impedance match.
  • this implementation can be extended to use both an NMOS and PMOS common-drain transistor at the output stage.
  • FIG. 9 shows an exemplary embodiment of a highly efficient driver amplifier 900 for use in a wireless device.
  • the DA 900 comprises two common-drain complementary output stages M11 and M12.
  • the internal impedance match is determined from [1/(gm11 + gm12)], where gm is the transconductance.
  • the output stages M11 and M12 are capacitively coupled at the input and at the output nodes.
  • the output stages are driven by an inductively loaded common-source pre-DA with a cascode-device (optional). All RF current generated by M12 and M11 is routed to the output 50 ⁇ load. There is no current division as in classical DA implementations.
  • the output stage consumes 1.3mA of supply current at 1.3V.
  • the -8dBm output power requires a signal voltage of 132mV.
  • the gain of the output stage is -0.4.
  • the DA 900 reduces the current consumption by more than 46%.
  • the DA 900 comprises two building blocks, namely: an inductively loaded common-source amplifier (with an optional cascode) to implement voltage gain, and an active RF isolator output stage to control the directionality of the RF current circulation.
  • the composite structure reduces the current consumption of the DA 900 by more than 46% at typical talk-time output power levels (i.e., -8dBm).
  • FIG. 10 shows an exemplary embodiment of a transmitter apparatus 1000 .
  • the apparatus 1000 is suitable for use as the transmitter 400 shown in FIG. 4 .
  • the apparatus 1000 is implemented by one or more modules configured to provide the functions as described herein.
  • each module comprises hardware and/or hardware executing software.
  • the apparatus 1000 comprises a first module comprising means ( 1002 ) for a first transmission path configured to receive a baseband signal and generate a first RF output when output power is in a first power range, which in an aspect comprises the transmission path 402 .
  • the apparatus 1000 also comprises a second module comprising means ( 1004 ) for a second transmission path configured to receive the baseband signal and generate a second RF output when the output power is in a second power range, which in an aspect comprises the transmission path 404 .
  • FIG. 11 shows an exemplary embodiment of a method 1100 for transmitting.
  • the method 1100 is performed by the transmitter 400 shown in FIG. 4 .
  • a first RF output is generated from a baseband signal when output power is in a first power range, which in an aspect comprises the transmission path 402 .
  • a second RF output is generated from the baseband signal when the output power is in a second power range, which in an aspect comprises the transmission path 404 .
  • the generation of the second RF output is more efficient than the generation of the first RF output when the output power is at or below a selected threshold level, and the first power range is above the selected threshold level and the second power range is at or below the selected threshold level.
  • DSP Digital Signal Processor
  • ASIC Application Specific Integrated Circuit
  • FPGA Field Programmable Gate Array
  • a general purpose processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine.
  • a processor may also be implemented as a combination of computing devices, e.g., a combination of a DSP and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration.
  • a software module may reside in Random Access Memory (RAM), flash memory, Read Only Memory (ROM), Electrically Programmable ROM (EPROM), Electrically Erasable Programmable ROM (EEPROM), registers, hard disk, a removable disk, a CD-ROM, or any other form of storage medium known in the art.
  • An exemplary storage medium is coupled to the processor such that the processor can read information from, and write information to, the storage medium.
  • the storage medium may be integral to the processor.
  • the processor and the storage medium may reside in an ASIC.
  • the ASIC may reside in a user terminal.
  • the processor and the storage medium may reside as discrete components in a user terminal.
  • the functions described may be implemented in hardware, software, firmware, or any combination thereof. If implemented in software, the functions may be stored on or transmitted over as one or more instructions or code on a computer-readable medium.
  • Computer-readable media includes both non-transitory computer storage media and communication media including any medium that facilitates transfer of a computer program from one place to another.
  • a non-transitory storage media may be any available media that can be accessed by a computer.
  • such computer-readable media can comprise RAM, ROM, EEPROM, CD-ROM or other optical disk storage, magnetic disk storage or other magnetic storage devices, or any other medium that can be used to carry or store desired program code in the form of instructions or data structures and that can be accessed by a computer.
  • any connection is properly termed a computer-readable medium.
  • the software is transmitted from a website, server, or other remote source using a coaxial cable, fiber optic cable, twisted pair, digital subscriber line (DSL), or wireless technologies such as infrared, radio, and microwave
  • DSL digital subscriber line
  • wireless technologies such as infrared, radio, and microwave
  • Disk and disc includes compact disc (CD), laser disc, optical disc, digital versatile disc (DVD), floppy disk and blu-ray disc where disks usually reproduce data magnetically, while discs reproduce data optically with lasers. Combinations of the above should also be included within the scope of computer-readable media.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)
  • Transmitters (AREA)
EP13703202.5A 2012-01-18 2013-01-18 High efficiency transmitter Active EP2805422B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/353,062 US8774742B2 (en) 2012-01-18 2012-01-18 High efficiency transmitter
PCT/US2013/022208 WO2013109933A1 (en) 2012-01-18 2013-01-18 High efficiency transmitter

Publications (2)

Publication Number Publication Date
EP2805422A1 EP2805422A1 (en) 2014-11-26
EP2805422B1 true EP2805422B1 (en) 2017-04-05

Family

ID=47679024

Family Applications (1)

Application Number Title Priority Date Filing Date
EP13703202.5A Active EP2805422B1 (en) 2012-01-18 2013-01-18 High efficiency transmitter

Country Status (7)

Country Link
US (1) US8774742B2 (uk)
EP (1) EP2805422B1 (uk)
JP (1) JP5752860B2 (uk)
KR (1) KR101546404B1 (uk)
CN (1) CN104054271A (uk)
IN (1) IN2014CN04318A (uk)
WO (1) WO2013109933A1 (uk)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9130530B2 (en) * 2013-02-01 2015-09-08 Rf Micro Devices, Inc. Gain synchronization circuitry for synchronizing a gain response between output stages in a multi-stage RF power amplifier
US9197179B2 (en) * 2013-08-30 2015-11-24 Broadcom Corporation Low voltage transmitter
KR102073903B1 (ko) * 2013-10-31 2020-03-02 삼성전자주식회사 무선 송신 장치에서 신호 이득을 제어하기 위한 장치 및 방법
KR101715453B1 (ko) * 2014-11-13 2017-03-13 충북대학교 산학협력단 국제 표준 농기계 제어규격과 호환을 위한 입력 신호 변환 장치 및 방법
DE102015122441B4 (de) * 2015-12-21 2018-06-14 Intel IP Corporation Kommunikationsvorrichtung und Verfahren zum Ausführen von Funkkommunikation
TWI652913B (zh) * 2016-10-28 2019-03-01 絡達科技股份有限公司 多模多頻之收發器、射頻前端電路及應用其之射頻系統
US10256783B2 (en) * 2016-11-29 2019-04-09 Taiwan Semiconductor Manufacturing Co., Ltd. Dual-mode RF transmission frontend
US11183760B2 (en) * 2018-09-21 2021-11-23 Hrl Laboratories, Llc Active Vivaldi antenna
US11387933B2 (en) 2020-01-31 2022-07-12 Qualcomm Incorporated Dynamic transmission front end and digital-to-analog converter in modem
US11528042B1 (en) 2020-04-28 2022-12-13 Hrl Laboratories, Llc Active antenna transmitter
US12003251B2 (en) * 2021-05-21 2024-06-04 Texas Instruments Incorporated Inductive current digital-to-analog converter (DAC) and related control options

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05102884A (ja) * 1991-10-09 1993-04-23 Nec Corp 送信装置
JPH09148852A (ja) * 1995-11-24 1997-06-06 Matsushita Electric Ind Co Ltd 送信出力可変装置
KR100251561B1 (ko) * 1997-06-19 2000-04-15 윤종용 디지털통신시스템의송신기선형화장치및방법
JPH1141131A (ja) * 1997-07-15 1999-02-12 Toshiba Corp 無線通信装置
JPH1141132A (ja) 1997-07-24 1999-02-12 Toshiba Corp 無線通信装置
FI106412B (fi) 1998-11-10 2001-01-31 Nokia Mobile Phones Ltd Lineaarinen tehovahvistinjärjestely ja menetelmä sen käyttämiseksi
EP1279234B1 (en) 2000-05-05 2005-08-31 Celletra Ltd. System and method for providing polarization matching on a cellular communication forward link
AU2002367231A1 (en) * 2001-12-24 2003-07-15 Koninklijke Philips Electronics N.V. Power amplifier
US7034751B2 (en) 2002-05-20 2006-04-25 Raytheon Company Reflective and transmissive mode monolithic millimeter wave array system and in-line amplifier using same
US7746967B2 (en) 2003-04-30 2010-06-29 Intel Corporation Beam-former and combiner for a multiple-antenna system
US7444124B1 (en) 2003-05-14 2008-10-28 Marvell International Ltd. Adjustable segmented power amplifier
KR100641186B1 (ko) * 2005-02-18 2006-11-06 엘지전자 주식회사 이동 통신 단말기의 송신 신호 정합 장치
EP1964207B1 (en) 2005-11-03 2018-05-30 Google LLC Amplifying a transmit signal using a fractional power amplifier
US7570932B1 (en) 2006-10-12 2009-08-04 Rf Micro Devices, Inc. Dual mode quadrature radio frequency power amplifier
US20080137566A1 (en) 2006-12-06 2008-06-12 Bojko Marholev Method and System for Shared High-Power Transmit Path for a Multi-Protocol Transceiver
WO2009019751A1 (ja) * 2007-08-03 2009-02-12 Fujitsu Limited 無線基地局の送信電力制御方法及び無線基地局
JP2010068283A (ja) * 2008-09-11 2010-03-25 Ntt Docomo Inc 送信回路
US7619468B1 (en) * 2008-09-30 2009-11-17 Nortel Networks Limited Doherty amplifier with drain bias supply modulation
KR101345220B1 (ko) * 2009-02-23 2013-12-26 시에라 와이어리스 인코퍼레이티드 원하는 파워 버짓내에서 복수의 무선 트랜시버를 제공하는 장치 및 관련 방법
WO2012098863A1 (ja) * 2011-01-20 2012-07-26 パナソニック株式会社 高周波電力増幅器
US9306502B2 (en) * 2011-05-09 2016-04-05 Qualcomm Incorporated System providing switchable impedance transformer matching for power amplifiers

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
None *

Also Published As

Publication number Publication date
WO2013109933A1 (en) 2013-07-25
US8774742B2 (en) 2014-07-08
EP2805422A1 (en) 2014-11-26
JP5752860B2 (ja) 2015-07-22
JP2015508618A (ja) 2015-03-19
IN2014CN04318A (uk) 2015-09-04
CN104054271A (zh) 2014-09-17
US20130183917A1 (en) 2013-07-18
KR20140112560A (ko) 2014-09-23
KR101546404B1 (ko) 2015-08-21

Similar Documents

Publication Publication Date Title
EP2805422B1 (en) High efficiency transmitter
EP2883275B1 (en) Front end parallel resonant switch
US8648657B1 (en) Mobile device including a power amplifier with selectable voltage supply
EP2707948B1 (en) System providing switchable impedance transformer matching for power amplifiers
TWI487270B (zh) 多模態高效率線性功率放大器及用於放大一射頻信號之方法
US20140139288A1 (en) Adjustable gain for multi-stacked amplifiers
JP2016501503A (ja) マルチモード・マルチバンド電力増幅器
EP2999114B1 (en) Amplifier with base current reuse
EP2430749B1 (en) Switchable input pair operational amplifiers
US9078215B2 (en) Programmable transmit continuous-time filter
Cheng et al. Challenges and requirements of multimode multiband power amplifiers for mobile applications
CN102474221A (zh) 具有可选混频器及跨导单位的混频器-跨导接口
US20140179241A1 (en) Concurrent matching network using transmission lines for low loss
US8374196B2 (en) Methods and apparatus for a switchable balun for combined Bluetooth® and WLAN operation
JP6208367B2 (ja) 調整可能な負荷線
US9026060B2 (en) Bidirectional matching network
US20130222064A1 (en) Low Voltage Operation For A Power Amplifier
CN113169753B (zh) 收发开关
US9106198B2 (en) High power tunable capacitor
KR20240008699A (ko) 복수의 출력 모드들로 동작하는 전력 증폭기

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20140818

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

DAX Request for extension of the european patent (deleted)
17Q First examination report despatched

Effective date: 20151119

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20161025

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 882689

Country of ref document: AT

Kind code of ref document: T

Effective date: 20170415

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602013019402

Country of ref document: DE

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20170405

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 882689

Country of ref document: AT

Kind code of ref document: T

Effective date: 20170405

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170705

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170706

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170705

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170805

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 6

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602013019402

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

26N No opposition filed

Effective date: 20180108

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20180118

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20180131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20180131

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20180131

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20180131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20180118

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20180118

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20130118

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170405

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170405

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20231218

Year of fee payment: 12

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20231214

Year of fee payment: 12

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20231215

Year of fee payment: 12