EP2680304A2 - Emballage à cavité de remplissage par gel moulé pour assistance de film avec réservoir de trop-plein - Google Patents

Emballage à cavité de remplissage par gel moulé pour assistance de film avec réservoir de trop-plein Download PDF

Info

Publication number
EP2680304A2
EP2680304A2 EP13172863.6A EP13172863A EP2680304A2 EP 2680304 A2 EP2680304 A2 EP 2680304A2 EP 13172863 A EP13172863 A EP 13172863A EP 2680304 A2 EP2680304 A2 EP 2680304A2
Authority
EP
European Patent Office
Prior art keywords
semiconductor device
gel
cavity
package
die
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP13172863.6A
Other languages
German (de)
English (en)
Other versions
EP2680304A3 (fr
EP2680304B1 (fr
Inventor
Shun-Meen Kuo
Li Li
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of EP2680304A2 publication Critical patent/EP2680304A2/fr
Publication of EP2680304A3 publication Critical patent/EP2680304A3/fr
Application granted granted Critical
Publication of EP2680304B1 publication Critical patent/EP2680304B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
    • H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B60—VEHICLES IN GENERAL
    • B60C—VEHICLE TYRES; TYRE INFLATION; TYRE CHANGING; CONNECTING VALVES TO INFLATABLE ELASTIC BODIES IN GENERAL; DEVICES OR ARRANGEMENTS RELATED TO TYRES
    • B60C23/00—Devices for measuring, signalling, controlling, or distributing tyre pressure or temperature, specially adapted for mounting on vehicles; Arrangement of tyre inflating devices on vehicles, e.g. of pumps or of tanks; Tyre cooling arrangements
    • B60C23/02—Signalling devices actuated by tyre pressure
    • B60C23/04—Signalling devices actuated by tyre pressure mounted on the wheel or tyre
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B60—VEHICLES IN GENERAL
    • B60C—VEHICLE TYRES; TYRE INFLATION; TYRE CHANGING; CONNECTING VALVES TO INFLATABLE ELASTIC BODIES IN GENERAL; DEVICES OR ARRANGEMENTS RELATED TO TYRES
    • B60C3/00—Tyres characterised by the transverse section
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/315—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the encapsulation having a cavity
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49575—Assemblies of semiconductor devices on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85444—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85455—Nickel (Ni) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/85464—Palladium (Pd) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/146—Mixed devices
    • H01L2924/1461—MEMS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16195—Flat cap [not enclosing an internal cavity]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape

Definitions

  • This disclosure relates generally to semiconductor device packaging, and more specifically, to forming a gel-filled cavity package having an overflow reservoir using film-assisted molding.
  • a tire pressure monitoring system One common monitoring feature found in many automobiles is a tire pressure monitoring system.
  • pressure sensors coupled to transmitters are mounted in each wheel of the car. If the pressure of the tire drops below a predetermined value, a signal is transmitted from the pressure sensor and provided to a diagnostic information center of the vehicle.
  • a typical pressure sensor semiconductor device package can incorporate a microcontroller unit, a pressure sensing cell and one or more other sensors coupled to the microcontroller unit.
  • the pressure sensing cell can be mounted in a cavity of a pre-molded plastic package having a lid with one or more holes allowing the ambient air pressure to enter the cavity.
  • the pressure sensing cell is protected from contaminants in the ambient air (e.g., water, oil, or dirt), by a protective coating, such as a silicone gel, which is added to the cavity to cover both the pressure sensing cell and any exposed connections in the cavity.
  • a protective coating such as a silicone gel
  • the gel used to fill the cavity is relatively expensive. Since the size of the pre-molded package cavities is typically large, this results in significant additional production costs for the packaged pressure sensor devices. Further, the interface between a package lead frame and the pre-molded package material can trap air bubbles which can be released into the gel during ambient air pressure decrease events. These air bubbles can decrease the accuracy of the pressure sensor device and interfere with capacitive signal transmission within the package cavity.
  • a cavity semiconductor device package that decreases the gel volume as well as decreases any opportunity for bubble formation.
  • Such a cavity semiconductor device package should also provide for measures to stop any gel used to protect devices in the package from contacting the lid of the package or the lid/package attachment junction.
  • Figure 1 is a cross section view of a pre-molded plastic cavity package used in the prior art for gel protected devices, such as pressure sensors.
  • Figure 2 is a simplified block diagram illustrating a cross-section of one embodiment of forming a semiconductor device package 200 using film-assisted molding techniques to create a cavity.
  • Figure 3 is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package illustrated in Figure 2 at a later stage in processing.
  • Figure 4 is a simplified block diagram illustrating a cross-section of one embodiment of forming a semiconductor device package using film-assisted molding techniques to create a cavity, in accord with embodiments of the present invention.
  • Figure 5 is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package at a subsequent stage in processing to that of Figure 4 , in accord with embodiments of the present invention.
  • Figure 6 is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package at a subsequent stage in processing to that of Figure 5 , in accord with embodiments of the present invention.
  • Figure 7 is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package at a subsequent stage in processing to that of Figure 6 , in accord with embodiments of the present invention.
  • Figure 8 is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package at a subsequent stage in processing to that of Figure 7 , in accord with embodiments of the present invention.
  • Figure 9 is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package at a subsequent stage in processing to that of Figure 8 , in accord with embodiments of the present invention.
  • Figure 10 is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package at a subsequent stage in processing to that of Figure 9 , in accord with embodiments of the present invention.
  • Figure 11 is a simplified block diagram illustrating a cross-section of an embodiment of forming an semiconductor device package, in accord with alternate embodiments of the present invention.
  • Figure 12 is a simplified block diagram illustrating a cross-section of an embodiment of forming a semiconductor device package, in accord with an alternate embodiment of the present invention.
  • Embodiments of the present invention provide a semiconductor device package having a cavity formed using film-assisted molding techniques. Through the use of such techniques the cavity can be formed in specific locations in the molded package, such as on top of a device die mounted on the package substrate or a lead frame.
  • a gel reservoir feature is formed so that gel used to protect components in the cavity does not come in contact with a lid covering the cavity or the junction between the lid and the package attachment region.
  • the gel reservoir is used in conjunction with a formed level setting feature that controls the height of gel in the cavity. Benefits of such a package include decreased volume of the cavity, thereby decreasing an amount of gel-fill needed and thus reducing production cost of the package. Further, having a cavity with a mold compound/semiconductor interface at the base will decrease chances of bubble formation in a mold compound/lead frame junction region.
  • FIG. 1 is a cross section view of a pre-molded plastic cavity package used in the prior art for gel protected devices, such as pressure sensors.
  • Pre-molded plastic cavity package 100 includes a mold compound 110 formed on a lead frame 120. It should be realized that a package substrate can be used instead of lead frame 120.
  • the pre-molded plastic cavity package is formed using a thermal plastic and a mold formed in the desired shape to provide cavity 125. Molds of this type can provide sharp edges such as those in wall feature 130.
  • Wall feature 130 is provided to aid in stopping gel used to protect devices in the cavity from creeping above a level 140, thereby preventing the gel from interacting with a lid placed in lid attach shoulder 150. This is desirable so that the gel does not, for example, plug an ambient gas ingress port in the lid, or interfere with adhesion of the lid to the lid attach shoulder.
  • one drawback of the prior art cavity package of Figure 1 is the size of the cavity.
  • the cavity in such a package provides access to a large portion of the lead frame on which the package is built. This is because the packages tend to be pre-made and the semiconductor die for the packages are subsequently attached to flags in the cavity and wire bonded to the lead frame. This results in a large volume that ultimately needs to be filled with protective gel and a corresponding significant cost.
  • the type of metal that is used for the lead frame contacts has properties that make the contacts well-suited to wire bonding processes.
  • a typical lead frame is made of copper plated with nickel and gold, or nickel, palladium and gold.
  • the use of gold in the plating material forms a relatively smooth surface on the lead frame.
  • the plating material is not chemically active, and therefore doesn't tarnish like unprotected copper. But these features of smoothness and lack of chemical activity also contribute to poor adhesion of molding material with the surface of the plated lead frame. This poor adhesion leads to micro gaps that can trap high-pressure air during use of a pressure sensor installed in such a package.
  • TPMS tire pressure monitoring system
  • MEMS microelectromechanical systems
  • An alternative method that solves both of the issues presented by pre-formed cavity packages is to form encapsulant on all portions of the semiconductor device package except where a cavity is necessary (e.g., in an area where the pressure sensor device is mounted).
  • One method for forming the encapsulant such that the smaller cavity is produced is a film-assisted molding techniques known in the art.
  • the film-assisted molding can be performed by pressing a pin onto the top of the die with a flexible film between the pin and the mold compound. The mold compound will not flow to any location in which the pin is pressing.
  • the smaller cavity can be formed directly over a processor die that has contacts on its top surface to be electrically coupled to the pressure sensor.
  • such a cavity reduces the volume to be filled by silicone gel and eliminates or reduces regions where the molding material and a metallic lead frame interact.
  • FIG. 2 is a simplified block diagram illustrating a cross-section of one embodiment of forming a semiconductor device package 200 using film-assisted molding techniques to create a cavity.
  • a control die 210 is mounted to a lead frame 220.
  • Control die 210 can be a multi-processing unit (MPU) and is electrically coupled to portions of the lead frame or other package components using wire bonds 230, 232, and 234.
  • Another semiconductor device die 240 is attached to a flag portion of lead frame 220, and is electrically coupled to control die 210 by wire bond 234.
  • Semiconductor device die 240 is another component of the system-in-a-package, such as, for example, an inertial sensor or a transmitter.
  • a molding material is applied to the lead frame, control die, additional die, and wire bonds, forming an encapsulant 250 that encapsulates the structures within the molding material and forms a panel.
  • the molding material is formed in a manner that produces a shaped cavity over a portion of control die 210. As illustrated in Figure 2 , a shaped form 260 is pushed onto a film 270 to push the molding material away from the top of control die 210. The cavity takes on the shape of shaped form 260 within limits of conformability of film 270.
  • the molding material can be any appropriate encapsulant including, for example, silica-filled epoxy molding compounds, plastic encapsulation resins, and other polymeric materials such as silicones, polyimides, phenolics, and polyurethanes.
  • FIG 3 is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package illustrated in Figure 2 at a later stage in processing.
  • shaped form 260 and film 270 have been removed leaving a cavity 310 over control die 210.
  • Shaped form 260 defined a lid attach shoulder 320 and a step feature 330. Due to limitations in the ability of the film in forming acute angles (e.g., caused by conformability), step feature 330 cannot be formed at as sharp an angle as wall feature 130 of the pre-molded plastic cavity package of Figure 1 . Thus, while cavity 310 provides the desired reduced silicone gel fill volume, step feature 330 does not provide the gel stop functionality that wall feature 130 provides.
  • FIG. 4 is a simplified block diagram illustrating a cross-section of one embodiment of forming a semiconductor device package 400 using film-assisted molding techniques to create a cavity, in accord with embodiments of the present invention.
  • a control die 410 is mounted to a lead frame 420.
  • control die 410 can be a multiprocessing unit (MPU) and is electrically coupled to portions of the lead frame or other package components using wire bonds 430, 432, and 434.
  • Another semiconductor device die 440 is attached to a flag portion of lead frame 420.
  • semiconductor device die 440 is another portion of the system in a package, for example, an inertial sensor or a transmitter.
  • semiconductor device die 440 is electrically coupled to control die 410 using wire bond 434.
  • FIG. 5 is a simplified block diagram illustrating a cross-section of forming semiconductor device package 400 at a subsequent stage in processing to that of Figure 4 , in accord with embodiments of the present invention.
  • a molding material is applied to the lead frame, control die, additional die, and wire bonds, forming an encapsulant 510 that encapsulates the structures within the molding material and forms a panel.
  • the molding material is formed in a manner that produces a shaped cavity over a portion of control die 410.
  • the molding material can be selected from those discussed above with regard to Figure 2 .
  • a shaped form 530 is pushed onto a film 520 to push the molding material away from the top of control die 410 and the cavity region.
  • the cavity takes on the shape of shaped form 530 within limits of conformability of film 520.
  • the shape of form 530 provides gel stop features within those limits of conformability and available space.
  • FIG. 6 is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package 400 at a subsequent stage in processing to that of Figure 5 , in accord with embodiments of the present invention.
  • shaped form 530 and film 520 have been removed subsequent to curing of encapsulant 510, leaving a cavity 610 over control die 410.
  • Cavity 610 provides gel stop features such as overflow reservoir 620, level set region 630, and slope region 640.
  • lid attach shoulder 650 extends over a larger perimeter than lid attach shoulder 320 from Figure 3 .
  • a larger lid can be utilized, which is easier to handle and orient than the lid for Figure 3 .
  • the cavity provided in Figure 6 has an advantage of smaller volume in the region where gel may be provided, thereby reducing gel production cost.
  • the cavity also provides, through the overflow reservoir and level set region, a means for preventing gel from rising above level 660 and thereby avoiding the lid region, as is illustrated more completely below.
  • the shape and depth of slope region 640 and overflow reservoir 620 are chosen, in part, to accommodate components and electrical coupling that will be encapsulated within encapsulant 510.
  • FIG. 7 is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package 400 at a subsequent stage in processing to that of Figure 6 , in accord with embodiments of the present invention.
  • a pressure sensor 710 is attached to the exposed surface of control die 410 using an adhesive.
  • a silicone adhesive is used.
  • Pressure sensor 710 can include one or more bond pads which are electrically coupled to corresponding control die bond pads using, for example, wire bond 720.
  • Pressure sensor 710 can take the form of any type of sensor device appropriate to the application, including a micro-electromechanical system.
  • Figure 8 is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package 400 at a subsequent stage in processing to that of Figure 7 , in accord with embodiments of the present invention.
  • a gel 810 has been added to cavity 610 to a height covering pressure sensor 710 and wire bond 720.
  • the height of gel 810 is such that a small amount of overflow gel 820 spills over level set region 630 and settles in overflow reservoir 620.
  • gel 810 is selected for the particular application and typically takes the form of a silicone gel.
  • FIG. 9 is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package 400 at a subsequent stage in processing to that of Figure 8 , in accord with embodiments of the present invention.
  • a lid 910 is placed over the opening of cavity 610 and is attached to lid attach shoulder 650 through the use of an adhesive 920.
  • Lid 910 can take a variety of forms appropriate to the particular application, and can include, for example, one or more holes 930 to permit ambient gases to enter the cavity.
  • gel 810 is prevented from rising above level 660 by the combination of the overflow reservoir and level set region, and thus does not interfere with the lid or adhesive in the lid attach region.
  • FIG 10 is a simplified block diagram illustrating a cross-section of the embodiment of forming a semiconductor device package 400 at a subsequent stage in processing to that of Figure 9 , in accord with embodiments of the present invention.
  • the panel of semiconductor device packages is singulated on planes represented by lines 1010 and 1020.
  • each individual semiconductor device package 400 can be incorporated into a device suitable for the ultimate application (e.g., a tire pressure monitoring system).
  • cavity 610 can be chosen to accommodate the size of devices to be placed within the cavity, such as pressure sensor 710.
  • configuration of encapsulant 510 and the cavity can be selected such that wire bonds, such as wire bonds 430, 432, and 434, are fully encapsulated, while bond pads for receiving wire bond 720 remain exposed.
  • an angle of slope 640 can be selected in response to surface tension and viscosity of gel 810 to control an amount of gel that may overflow into overflow reservoir 620.
  • Figure 11 is an example of such an alternative embodiment.
  • Figure 11 is a simplified block diagram illustrating a cross-section of an embodiment of forming a semiconductor device package 1100, in accord with embodiments of the present invention.
  • a control die 1110 is mounted to a lead frame 1115, and is electrically coupled to portions of the lead frame or other package components using wire bonds 1120, 1125, and 1130.
  • Another semiconductor device die 1135 is attached to a flag portion of lead frame 1115.
  • a molding material is applied to the lead frame, control die, additional die, and wire bonds, forming an encapsulant 1145 that encapsulates the structures within the molding material and forms a panel.
  • the molding material is formed in a manner that produces a shaped cavity 1140 over a portion of control die 1110.
  • the molding material can be selected from those discussed above with regard to Figure 2 , in accord with the application.
  • cavity 1140 is produced by a form a pushed onto a film to push the molding material away from the top of control die 1110.
  • Cavity 1140 includes gel stop features such as overflow reservoir 1160, level set region 1150, and slope region 1155.
  • reservoir 1160 is formed using a hemispherical or cylindrical shape, and can provide a deeper reservoir for gel capture. Such a deeper reservoir can be used in applications having a less viscous gel, for example.
  • encapsulated structures do not rise as high above the surface of the lead frame, so that they can remain entirely within the encapsulant.
  • Slope 1155 may also be different from slope 640 to accommodate the encapsulated structures, or to adjust for physical parameters of the gel or cavity dimensions.
  • Figure 12 is a simplified block diagram illustrating a cross-section of an embodiment of forming a semiconductor device package 1200, in accord with an alternate embodiment of the present invention.
  • Figure 12 provides a cavity 1240 that extends to a lead frame 1215, rather than to the top of a control die as with previously discussed embodiments.
  • a semiconductor device die 1235 is attached to lead frame 1215 both physically and electronically.
  • a molding material is applied to the lead frame, semiconductor device die 1235, any additional die and wire bonds, forming an encapsulant 1245 that encapsulates the structures within the molding material and forms a panel.
  • the molding material is formed in a manner that produces a shaped cavity 1240 over a portion of lead frame 1215.
  • cavity 1240 is produced by a form pushed onto a film to push the molding material away from the top of the portion of lead frame 1215.
  • Cavity 1240 includes gel stopped features such as overflow reservoir 1260, level set region 1250, and slope region 1255.
  • embodiments of the present invention are not limited to particular devices, device configurations, or cavity configurations, beyond provision of an overflow reservoir region to ensure that gel used to fill the cavity does not interact with a lid or a lid attach region of the cavity.
  • embodiments will provide for a level set region at a height sufficient to provide a gap between the maximum height of the gel and the lid attach region, while at the same time ensuring that the gel has a sufficient depth above any pressure sensor or electrical couplings within the cavity to protect the pressure sensor or electrical couplings.
  • a depth is at least 300 ⁇ .
  • the amount of gel required to attain such a depth is dependent upon cavity volume determined by, for example, the angle of the slope region.
  • a semiconductor device package that includes a package lead frame, one or more semiconductor device die coupled to the package lead frame, and an encapsulant formed over at least a portion of the one or more semiconductor device die and at least a portion of the lead frame.
  • the encapsulant defines a cavity region and a gel stop feature within the cavity region.
  • the gel stop feature includes a gel level set feature and a gel overflow reservoir.
  • the cavity region is formed using film-assisted molding.
  • the semiconductor device package further includes a first semiconductor device die mounted at a bottom surface of the cavity region and electrically coupled to one or more contacts exposed on the bottom surface of the cavity region.
  • the bottom surface of the cavity region is a portion of a major surface of the second semiconductor device die of the one or more semiconductor device die.
  • the first semiconductor device die is a pressure sensor and the second semiconductor device die is a control die configured to process signals from the pressure sensor.
  • the bottom surface of the cavity region is a portion of the package lead frame.
  • a silicone gel is placed in the cavity region and over and surrounding the first semiconductor device die, where the depth of the silicone gel is controlled by the gel stop feature.
  • the gel stop feature is configured to permit a portion of the silicone gel to crest the gel level set feature and to settle in the gel overflow reservoir if an initial depth of the silicone gel is higher than the gel stop feature.
  • the encapsulant further defines a lid attach shoulder within the cavity region. A bottom portion of the lid attach shoulder is above a maximum silicone gel depth permitted by the gel stop feature, and a perimeter of the lid attach shoulder is greater than a perimeter of the bottom surface of the cavity.
  • the semiconductor device package further includes a pressure permeable cap attached to the lid attach shoulder, where the pressure permeable cap is not in contact with a gel.
  • an automobile tire pressure monitoring system includes the semiconductor device package as described.
  • the semiconductor device package further includes the encapsulant defining a sloped sidewall from an edge of the bottom surface of the cavity to the gel level set feature.
  • Another embodiment provides for a method that includes: providing a surface embodied within a packaged semiconductor device assembly; forming an encapsulated region over the surface using an encapsulant; forming a cavity region in the encapsulant over a first portion of the surface using a film-assisted molding technique; and, affixing a first semiconductor device on at least a portion of the first portion of the surface.
  • a mold used for the film-assisted molding technique defines a gel stop feature along a wall of the cavity region.
  • the gel stop feature includes a gel level set feature and a gel overflow reservoir feature. The first portion of the surface is exposed in the cavity region.
  • One aspect of the above embodiment further includes: providing a lead frame including a plurality of leads and a device flag; affixing a second semiconductor device to the device flag; and electrically coupling the second semiconductor device to one or more of the plurality of leads.
  • the second semiconductor device includes a first and second major surface, where the first major surface is affixed to the device flag and the second major surface includes the surface embodied within the packaged semiconductor device assembly. Forming the encapsulated region includes encapsulating the lead frame, electrical contacts of the second semiconductor device coupled to the lead frame, and a portion of the second semiconductor device that excludes the first portion of the surface.
  • the second semiconductor device is a control die, the first semiconductor devices a pressure sensor, and the control die is configured to process signals from the pressure sensor.
  • Another aspect of the above embodiment further includes providing a lead frame that includes a plurality of leads and a device flag, where a major surface of the device flag includes the surface embodied within the packaged semiconductor device assembly. Still another aspect of the above embodiment further includes placing a silicone gel in the cavity region and over and surrounding the first semiconductor device, and placing a pressure permeable cap over the cavity region of a lid attach shoulder formed in the cavity by the mold. A bottom portion of the lid attach shoulder is above a maximum silicone gel depth permitted by the gel stop feature, and the pressure permeable cap is not in contact with the silicone gel.
  • the method further includes curing the silicone gel subsequent to placing the silicone gel in the cavity region, where the gel stop feature is configured to permit a portion of the silicone gel to crest the gel level set feature and the settle in the gel overflow reservoir if an initial depth of the silicone gel is higher than the gel stop feature.
  • a tire pressure monitoring system that includes a pressure sensor device package that includes: a package lead frame; one or more semiconductor device die coupled to the package lead frame; encapsulant formed over at least a portion of the one or more semiconductor device die and at least a portion of the lead frame, wherein the encapsulant defines a cavity region and a gel stop feature within the cavity region, the gel stop feature includes a gel level set feature and a gel overflow reservoir, and the cavity region is formed using film-assisted molding; and, a pressure sensor die mounted on the bottom surface of the cavity region and electrically coupled to a semiconductor device die of the one or more semiconductor device die using one or more contacts exposed on the bottom surface of the cavity region.
  • Coupled is not intended to be limited to a direct coupling or a mechanical coupling.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Dispersion Chemistry (AREA)
  • Measuring Fluid Pressure (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
EP13172863.6A 2012-06-28 2013-06-19 Emballage à cavité de remplissage par gel moulé pour assistance de film avec réservoir de trop-plein Active EP2680304B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US13/535,438 US9040352B2 (en) 2012-06-28 2012-06-28 Film-assist molded gel-fill cavity package with overflow reservoir

Related Parent Applications (2)

Application Number Title Priority Date Filing Date
US13/535,438 Previously-Filed-Application US9040352B2 (en) 2012-06-28 2012-06-28 Film-assist molded gel-fill cavity package with overflow reservoir
US201213535438 Previously-Filed-Application 2012-06-28

Publications (3)

Publication Number Publication Date
EP2680304A2 true EP2680304A2 (fr) 2014-01-01
EP2680304A3 EP2680304A3 (fr) 2015-09-02
EP2680304B1 EP2680304B1 (fr) 2019-08-28

Family

ID=48747322

Family Applications (1)

Application Number Title Priority Date Filing Date
EP13172863.6A Active EP2680304B1 (fr) 2012-06-28 2013-06-19 Emballage à cavité de remplissage par gel moulé pour assistance de film avec réservoir de trop-plein

Country Status (3)

Country Link
US (1) US9040352B2 (fr)
EP (1) EP2680304B1 (fr)
JP (1) JP2014011452A (fr)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104362144A (zh) * 2014-09-22 2015-02-18 广东合微集成电路技术有限公司 胎压监测系统的封装结构及其封装方法
EP3358616A1 (fr) * 2017-02-02 2018-08-08 Melexis Technologies NV Protection de plot de connexion pour des applications de milieux hostiles
FR3068467A1 (fr) * 2017-06-28 2019-01-04 Sc2N Capteur de pression simplifie
CN110294452A (zh) * 2018-03-23 2019-10-01 日月光半导体制造股份有限公司 半导体装置封装及制造其的方法
FR3131080A1 (fr) * 2021-12-22 2023-06-23 Valeo Equipements Electriques Moteur Module de puissance avec surmoulage et systeme electrique comprenant un tel module de puissance

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2514547A (en) * 2013-05-23 2014-12-03 Melexis Technologies Nv Packaging of semiconductor devices
CN108689382A (zh) * 2014-05-30 2018-10-23 日月光半导体制造股份有限公司 微机电感测装置封装结构及制造工艺
DE102015116081A1 (de) * 2015-09-23 2017-03-23 Infineon Technologies Ag Elektronisches Sensorbauelement mit einem Flip-Chip-montierten Halbleiterchip und einem Substrat mit einer Öffnung
EP3211394B1 (fr) * 2016-02-29 2021-03-31 Melexis Technologies NV Capteur de pression à semi-conducteurs pour application de milieux hostiles
US9899290B2 (en) 2016-03-23 2018-02-20 Nxp Usa, Inc. Methods for manufacturing a packaged device with an extended structure for forming an opening in the encapsulant
US10505102B2 (en) * 2016-04-04 2019-12-10 Infineon Technologies Ag Semiconductor device for sensing a magnetic field including an encapsulation material defining a through-hole
CN107290096A (zh) 2016-04-11 2017-10-24 飞思卡尔半导体公司 具有膜片的压力感测集成电路器件
US10591502B2 (en) 2017-04-03 2020-03-17 Hewlett-Packard Development Company, L.P. Cassettes including overflow reservoirs
CN107038996B (zh) * 2017-04-24 2019-08-02 上海天马有机发光显示技术有限公司 一种有机电致发光显示面板的供电方法及显示装置
US10787361B2 (en) 2018-10-30 2020-09-29 Nxp Usa, Inc. Sensor device with flip-chip die and interposer
FR3089293A1 (fr) * 2018-12-04 2020-06-05 Sc2N Capteur de mesure de pression differentielle et temperature
CN112014000B (zh) * 2019-05-28 2023-09-01 武汉杰开科技有限公司 多器件封装结构及其制作方法
CN112014027B (zh) * 2019-05-28 2023-09-01 武汉杰开科技有限公司 多器件封装结构及其制作方法
CN110987280A (zh) * 2019-12-02 2020-04-10 歌尔科技有限公司 防水防尘压力传感器及其加工方法

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5581226A (en) * 1994-11-02 1996-12-03 Motorola, Inc. High pressure sensor structure and method
EP0759349B1 (fr) 1995-08-23 2002-06-05 Apic Yamada Corporation Machine de moulage automatique avec film de démoulage
US7020958B1 (en) 1998-09-15 2006-04-04 Intel Corporation Methods forming an integrated circuit package with a split cavity wall
JP2002372473A (ja) * 2001-04-12 2002-12-26 Fuji Electric Co Ltd 半導体センサ収納容器およびその製造方法、並びに半導体センサ装置
JP2002334944A (ja) 2001-05-08 2002-11-22 Nec Corp 中空構造パッケージ
US7595017B2 (en) * 2002-01-31 2009-09-29 Stmicroelectronics, Inc. Method for using a pre-formed film in a transfer molding process for an integrated circuit
JP4102634B2 (ja) 2002-09-27 2008-06-18 Ｔｏｗａ株式会社 電子部品の樹脂注入装置
US6927482B1 (en) * 2003-10-01 2005-08-09 General Electric Company Surface mount package and method for forming multi-chip microsensor device
US20050236644A1 (en) 2004-04-27 2005-10-27 Greg Getten Sensor packages and methods of making the same
US7364945B2 (en) * 2005-03-31 2008-04-29 Stats Chippac Ltd. Method of mounting an integrated circuit package in an encapsulant cavity
EP1945561B1 (fr) * 2005-10-14 2018-10-24 STMicroelectronics Srl Ensemble niveau substrat pour dispositif integre, procede de fabrication de celui-ci et dispositif integre associe
US7944062B2 (en) 2005-11-01 2011-05-17 Nxp B.V. Air cavity package for a semiconductor die and methods of forming the air cavity package
US8359927B2 (en) * 2009-08-12 2013-01-29 Freescale Semiconductor, Inc. Molded differential PRT pressure sensor
US8178961B2 (en) * 2010-04-27 2012-05-15 Advanced Semiconductor Engineering, Inc. Semiconductor package structure and package process

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
None

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104362144A (zh) * 2014-09-22 2015-02-18 广东合微集成电路技术有限公司 胎压监测系统的封装结构及其封装方法
EP3358616A1 (fr) * 2017-02-02 2018-08-08 Melexis Technologies NV Protection de plot de connexion pour des applications de milieux hostiles
US10262897B2 (en) 2017-02-02 2019-04-16 Melexis Technologies Nv Bond pad protection for harsh media applications
FR3068467A1 (fr) * 2017-06-28 2019-01-04 Sc2N Capteur de pression simplifie
CN110294452A (zh) * 2018-03-23 2019-10-01 日月光半导体制造股份有限公司 半导体装置封装及制造其的方法
FR3131080A1 (fr) * 2021-12-22 2023-06-23 Valeo Equipements Electriques Moteur Module de puissance avec surmoulage et systeme electrique comprenant un tel module de puissance
WO2023118111A1 (fr) * 2021-12-22 2023-06-29 Valeo Equipements Electriques Moteur Module de puissance avec surmoulage et systeme electrique comprenant un tel module de puissance

Also Published As

Publication number Publication date
EP2680304A3 (fr) 2015-09-02
US9040352B2 (en) 2015-05-26
EP2680304B1 (fr) 2019-08-28
JP2014011452A (ja) 2014-01-20
US20140001582A1 (en) 2014-01-02

Similar Documents

Publication Publication Date Title
US9040352B2 (en) Film-assist molded gel-fill cavity package with overflow reservoir
US8686550B2 (en) Method and apparatus for high pressure sensor device
US9297713B2 (en) Pressure sensor device with through silicon via
US7632698B2 (en) Integrated circuit encapsulation and method therefor
US20170292884A1 (en) Pressure-sensing integrated circuit device with diaphragm
US20100199777A1 (en) Exposed Pad Backside Pressure Sensor Package
JP2014032190A (ja) オーバーモールドパッケージ内の容量性圧力センサ
US9362479B2 (en) Package-in-package semiconductor sensor device
CN105621343B (zh) 用于诸如mems压力传感器之类的对机械和热机械应力敏感的半导体器件的封装
US9890034B2 (en) Cavity type pressure sensor device
US9214402B2 (en) Pressure sensor device with gel retainer
CN104871308B (zh) 用于制造电子组件的方法
US12024418B2 (en) Method of manufacturing a sensor device and moulding support structure
US9476788B2 (en) Semiconductor sensor with gel filled cavity
US20150054099A1 (en) Pressure sensor device and assembly method
CN108689382A (zh) 微机电感测装置封装结构及制造工艺
US11600559B2 (en) Sensor device and method of manufacture
US9638596B2 (en) Cavity-down pressure sensor device
JP6317956B2 (ja) 圧力センサ、及び圧力センサの製造方法
CN111799229A (zh) 电子设备以及电子设备的制造方法
CN113138040A (zh) 无凝胶压力传感器封装

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

RIC1 Information provided on ipc code assigned before grant

Ipc: H01L 23/31 20060101ALI20150729BHEP

Ipc: H01L 23/24 20060101AFI20150729BHEP

Ipc: H01L 23/495 20060101ALI20150729BHEP

17P Request for examination filed

Effective date: 20160302

RBV Designated contracting states (corrected)

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: NXP USA, INC.

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20180907

RIC1 Information provided on ipc code assigned before grant

Ipc: H01L 23/495 20060101ALI20190116BHEP

Ipc: H01L 23/24 20060101AFI20190116BHEP

Ipc: H01L 23/31 20060101ALI20190116BHEP

Ipc: H01L 23/48 20060101ALN20190116BHEP

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20190227

RIC1 Information provided on ipc code assigned before grant

Ipc: H01L 23/31 20060101ALI20190215BHEP

Ipc: H01L 23/495 20060101ALI20190215BHEP

Ipc: H01L 23/48 20060101ALN20190215BHEP

Ipc: H01L 23/24 20060101AFI20190215BHEP

GRAJ Information related to disapproval of communication of intention to grant by the applicant or resumption of examination proceedings by the epo deleted

Free format text: ORIGINAL CODE: EPIDOSDIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

INTC Intention to grant announced (deleted)
RIC1 Information provided on ipc code assigned before grant

Ipc: H01L 23/495 20060101ALI20190426BHEP

Ipc: H01L 23/31 20060101ALI20190426BHEP

Ipc: H01L 23/24 20060101AFI20190426BHEP

Ipc: H01L 23/48 20060101ALN20190426BHEP

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

INTG Intention to grant announced

Effective date: 20190710

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602013059665

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1173459

Country of ref document: AT

Kind code of ref document: T

Effective date: 20190915

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20190828

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191230

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191128

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191128

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191129

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20191228

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1173459

Country of ref document: AT

Kind code of ref document: T

Effective date: 20190828

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200224

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602013059665

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG2D Information on lapse in contracting state deleted

Ref country code: IS

26N No opposition filed

Effective date: 20200603

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20200619

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200619

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20200630

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200630

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200619

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200630

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200630

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200619

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200630

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190828

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230725

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20240521

Year of fee payment: 12