EP2619859A1 - Boîtier pour composant semi-conducteur optoélectronique et composant semi-conducteur - Google Patents

Boîtier pour composant semi-conducteur optoélectronique et composant semi-conducteur

Info

Publication number
EP2619859A1
EP2619859A1 EP11755076.4A EP11755076A EP2619859A1 EP 2619859 A1 EP2619859 A1 EP 2619859A1 EP 11755076 A EP11755076 A EP 11755076A EP 2619859 A1 EP2619859 A1 EP 2619859A1
Authority
EP
European Patent Office
Prior art keywords
housing
semiconductor chip
conductor
connection conductor
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP11755076.4A
Other languages
German (de)
English (en)
Other versions
EP2619859B1 (fr
Inventor
Frank Möllmer
Markus Arzberger
Michael Schwind
Thomas Höfer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ams Osram International GmbH
Original Assignee
Osram Opto Semiconductors GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Osram Opto Semiconductors GmbH filed Critical Osram Opto Semiconductors GmbH
Priority to EP20163678.4A priority Critical patent/EP3703201A1/fr
Publication of EP2619859A1 publication Critical patent/EP2619859A1/fr
Application granted granted Critical
Publication of EP2619859B1 publication Critical patent/EP2619859B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/483—Containers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/483—Containers
    • H01L33/486—Containers adapted for surface mounting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/64—Heat extraction or cooling elements
    • H01L33/647—Heat extraction or cooling elements the elements conducting electric current to or from the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00—Semiconductor lasers
    • H01S5/02—Structural details or components not essential to laser action
    • H01S5/022—Mountings; Housings
    • H01S5/02208—Mountings; Housings characterised by the shape of the housings
    • H01S5/02212—Can-type, e.g. TO-CAN housings with emission along or parallel to symmetry axis
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00—Semiconductor lasers
    • H01S5/02—Structural details or components not essential to laser action
    • H01S5/022—Mountings; Housings
    • H01S5/0235—Method for mounting laser chips
    • H01S5/02355—Fixing laser chips on mounts
    • H01S5/0237—Fixing laser chips on mounts by soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00—Semiconductor lasers
    • H01S5/02—Structural details or components not essential to laser action
    • H01S5/024—Arrangements for thermal management
    • H01S5/02469—Passive cooling, e.g. where heat is removed by the housing as a whole or by a heat pipe without any active cooling element like a TEC
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00—Semiconductor lasers
    • H01S5/02—Structural details or components not essential to laser action
    • H01S5/022—Mountings; Housings
    • H01S5/0233—Mounting configuration of laser chips
    • H01S5/02345—Wire-bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00—Semiconductor lasers
    • H01S5/02—Structural details or components not essential to laser action
    • H01S5/022—Mountings; Housings
    • H01S5/0235—Method for mounting laser chips
    • H01S5/02355—Fixing laser chips on mounts
    • H01S5/0236—Fixing laser chips on mounts using an adhesive

Definitions

  • the present application relates to a housing for an optoelectronic semiconductor component and a
  • T056, T038 or T09 housing application for example T056, T038 or T09 housing application.
  • One object is to specify a housing for an optoelectronic semiconductor component which can be produced simply and inexpensively and at the same time ensures good heat dissipation from the semiconductor component.
  • a housing for an optoelectronic semiconductor component has, according to one embodiment, a housing body, a first connection conductor and a second connection conductor.
  • the first connection conductor and the second connection conductor each extend through the housing body in the vertical direction.
  • connection conductors can each on one side of the housing body for the electrical contacting of an optoelectronic
  • the first connection conductor is preferably for the attachment of the semiconductor chip
  • the housing body is a plastic body, which is integrally formed on the first connection conductor and on the second connection conductor.
  • Housing body is particularly simple and inexpensive to produce by means of a casting process.
  • Casting is generally understood a method by which a molding compound according to a predetermined shape can be configured, for example by means of casting, injection molding or transfer molding.
  • Main extension plane of the housing body runs.
  • At least one of the main surfaces of the housing body is parallel to the main extension plane of the
  • connection conductor and the second connection conductor in one to vertical direction perpendicular to each other in the lateral direction.
  • the connection conductors are therefore mechanically stable only via the housing body
  • connection conductor and the second connection conductor run parallel to one another.
  • a side surface of the first connection conductor extending along the vertical direction is used as a mounting surface for a
  • Semiconductor laser chip is formed, in the vertical direction.
  • first connection conductor and the second connection conductor extend in a plane passing through the vertical direction and through the
  • Connecting conductor and the second connecting conductor emerge in a simple manner from a flat metal sheet.
  • Metal sheet may, for example, copper or a
  • Connection conductor designed such that the generated during operation of the semiconductor device in the semiconductor chip waste heat can be efficiently dissipated via the first connection conductor.
  • the first connection conductor has a
  • the first connection conductor can thus serve both the electrical and the thermal contacting of the semiconductor chip. A separate connection for heat dissipation is therefore not required.
  • the first connection conductor has a larger one at each point along the vertical direction
  • the housing has a cap which surrounds the first connection conductor and the second connection conductor on one side of the housing body. By means of the cap, the semiconductor chip in front of outer
  • the cap is preferably on the
  • housing body pluggable formed. After mounting the semiconductor chip in the housing, the cap can be attached to the
  • Housing body depending on the application permanently or detachably, for example by means of a plug connection or a latching connection, be formed.
  • an optical element for example a lens, is integrated in the cap.
  • the At the same time, cap can thus protect the semiconductor chip from mechanical stress and beam shaping.
  • the cap preferably has a lid and a lid surrounding the cover.
  • the lid is
  • the lid can form the optical element.
  • the cap is integrally formed and permeable to radiation.
  • the lid and the jacket have mutually different materials.
  • the cladding does not necessarily have to be transparent to the radiation to be generated by the semiconductor chip
  • the jacket may be a metal or a metal
  • the housing can also have more than two connection conductors
  • Control circuit may be provided.
  • the housing described is particularly suitable for a semiconductor component in which a semiconductor chip is attached to the first connection conductor.
  • the semiconductor chip is preferably free of one
  • the semiconductor device is characterized by a high aging stability. The danger of a
  • the semiconductor chip can by means of a solder on the first
  • a solder joint is characterized by a high thermal conductivity.
  • the semiconductor chip by means of a
  • Adhesive be attached to the first connection conductor.
  • the semiconductor chip by means of a
  • metal particles such as silver particles contains.
  • the housing is preferably designed such that the housing body forms on a side facing away from the semiconductor chip side a bearing surface on which the housing in the
  • connection carrier Mounting on a connection carrier over the entire surface or at least partially rests. Furthermore, an electrical control circuit for the semiconductor chip is preferred in the semiconductor component
  • the electrical control circuit can be arranged within the housing.
  • An electrical control circuit is described, for example, in document US 2004/0032888, the disclosure content of which is incorporated by reference.
  • the electrical control circuit is expediently electrically conductively connected to the semiconductor chip and further preferably electrically externally contacted by means of a further connecting conductor.
  • the control circuit is preferably at one of
  • Figures 1A to IC a first embodiment of a
  • Semiconductor device having a housing based on two side views of mutually perpendicular directions
  • Figures 5A and 5B show a fifth embodiment of a
  • Semiconductor device having a housing based on two side views of mutually perpendicular directions;
  • FIG. 6 shows a sixth embodiment of a
  • FIGS. 1A to 1C A first exemplary embodiment of a semiconductor component 10 with a housing 1 and a semiconductor chip 6 attached to the housing is shown schematically in FIGS. 1A to 1C.
  • the housing 1 has a housing body 2, a first connection conductor 31 and a second connection conductor 32.
  • the connection conductors form a lead frame for the housing.
  • the housing body 2 has a first main surface 21 and a second main surface 22, between which the housing body 2 extends in the vertical direction.
  • the first connection conductor 31 and the second connection conductor 32 run parallel to each other and penetrate the
  • Housing body 2 in the vertical direction, in particular
  • Terminal conductor spanned plane thus extends perpendicular to the first main surface 21 of the housing body.
  • the semiconductor chip 6 is by means of a
  • connection layer is suitable
  • solder in particular a solder or an electrically conductive
  • the adhesive is preferably designed as a highly filled with electrically conductive particles adhesive.
  • the adhesive preferably contains at least 80% by weight of electrically conductive particles.
  • the housing body 2 is preferably formed as a plastic body, which is integrally formed on the connecting conductors 31, 32.
  • the housing body by means of a Casting, such as casting, injection molding or
  • the plastic body may be, for example, a polymer material, such as a liquid crystal polymer material and / or a
  • Thermoplastic such as polyetheretherketone (PEEK)
  • PEEK polyetheretherketone
  • the first terminal conductor 31 and the second terminal conductor 32 may be made in the manufacture of a flat sheet metal, such as a copper sheet or a sheet based on a copper alloy.
  • the first terminal conductor 31 and the second terminal conductor 32 can be formed by punching in a simple and reproducible manner.
  • the second connection conductor 32 is over a
  • Main surface 22 protruding from the housing body 2
  • connection conductors 31, 32 can thus serve for the external electrical contacting of the semiconductor component 10.
  • External current source charge carriers can be injected from different sides during operation of the semiconductor device in an active region provided for the generation of radiation (not explicitly shown) of the semiconductor chip 6 and recombine there under the emission of radiation.
  • the semiconductor chip 6 is formed as an edge-emitting semiconductor laser chip.
  • a main emission direction of the semiconductor chip 6 is illustrated by an arrow 9.
  • the main emission direction thus extends in the vertical direction, ie perpendicular to a main extension plane of the housing body 2.
  • a cross section of the first connection conductor 31 is
  • the cross-sectional area is at least 1 mm.
  • the cross-sectional area is at least 1 mm.
  • thermal resistance of 50 K / W or less can be achieved.
  • the described housing 1 is thus particularly suitable for semiconductor chips whose waste heat output is 0.1 W or more.
  • the housing 1 is further characterized by its particularly simple structure and its cost-effective manufacturability.
  • the connection conductors 31, 32 can emerge from a basic material present in planar form by simple structuring.
  • Main extension plane of the connecting conductors 31, 32 perpendicular to the main extension plane of the housing body 2 is realized in a simple manner, a housing in which a
  • Edge-emitting laser in a direction perpendicular to the main plane of extension of the housing his
  • Main emission direction has.
  • the semiconductor component can rest on the entire side of the second main surface 22 of the housing body 2 on a connection carrier, for example a printed circuit board (PCB), in particular over the whole area.
  • a connection carrier for example a printed circuit board (PCB)
  • the housing body 2 is circular in plan view. Depending on the application, however, another base area may also be used,
  • a base with an oval basic shape or a rectangular basic shape For example, a base with an oval basic shape or a rectangular basic shape.
  • FIGS. 2A to 2C A second exemplary embodiment of a semiconductor component 10 with a housing 1 is shown in FIGS. 2A to 2C
  • the housing 1 has a cap 8 in addition to the housing body 2.
  • the cap 8 comprises a casing 81 which circulates the housing body 2 in a lateral direction and a casing 81 parallel to the first main surface 21 of the casing
  • the cap with sheath and lid is integrally formed.
  • the cap for the radiation generated by the semiconductor chip in operation, for example, radiation in the ultraviolet, visible and / or infrared spectral range transparent or
  • the cap can
  • the cap 8 serves to protect the semiconductor chip 6 from external influences such as mechanical stress.
  • An enclosure of the semiconductor chip 6 is not required for this purpose. The risk of degradation of the emitted power due to aging effects of the
  • Envelope material can be avoided. That of the cap 8 and the housing body 2, preferably tight,
  • the enclosed interior of the housing 1 may be filled with air or filled with a protective gas. Furthermore, the interior can be at normal atmospheric pressure, at a negative pressure or at an overpressure.
  • FIGS. 3A and 3B A third exemplary embodiment of a semiconductor component with a housing is shown in FIGS. 3A and 3B. This third embodiment substantially corresponds to the second embodiment shown in connection with FIGS. 2A to 2C.
  • the jacket 81 and the lid 82 of the cap 8 are manufactured as separate components.
  • the jacket can also be made of a material impermeable to the radiation generated by the semiconductor chip 6.
  • the jacket may be a metal or a metal
  • the lid 82 is inserted into the jacket 81 and suitably mechanically stable and permanently connected to the jacket.
  • the cap 8 on the housing body 2 releasably, for example, removable, be attached or, for example by means of an adhesive, permanently
  • FIGS. 4A to 4C A fourth exemplary embodiment of a semiconductor component is shown schematically in FIGS. 4A to 4C.
  • This fourth embodiment substantially corresponds to the first embodiment described in connection with FIGS. 1A to 1C.
  • the first embodiment described in connection with FIGS. 1A to 1C substantially corresponds to the first embodiment described in connection with FIGS. 1A to 1C.
  • the second embodiment substantially corresponds to the first embodiment described in connection with FIGS. 1A to 1C.
  • the fourth embodiment substantially corresponds to the first embodiment described in connection with FIGS. 1A to 1C.
  • the fourth embodiment substantially corresponds to the first embodiment described in connection with FIGS. 1A to 1C.
  • the fourth embodiment substantially corresponds to the first embodiment described in connection with FIGS. 1A to 1C.
  • the second embodiment described in connection with FIGS. 1A to 1C substantially corresponds to the first embodiment described in connection with FIGS. 1A to 1C.
  • the second embodiment substantially corresponds to the first embodiment described in connection with FIGS. 1A to 1
  • the elevations are as support points in the assembly of the semiconductor device, for example on a
  • the elevations are arranged on opposite sides of the connection conductors 31, 32.
  • the risk of tilting of the semiconductor device is reduced. Deviating from the illustration shown, it is also possible to use more than two elevations, for example three elevations, or just one elevation.
  • FIGS. 5A and 5B A fifth exemplary embodiment of a semiconductor component is shown schematically in FIGS. 5A and 5B.
  • This fifth embodiment substantially corresponds to the third embodiment described in connection with FIGS. 3A and 3B.
  • the cap 8 has an optical element 85 which is in this Exemplary embodiment is designed as a lens.
  • the optical element is convexly curved at least on one side at least along a spatial direction.
  • the optical element may be formed as a convex or a plano-convex lens.
  • a cylindrical lens can also be used.
  • the radiation generated by the semiconductor chip 6 during operation can be detected by means of the
  • the optical element 85 is integrated in the lid 82. Deviating from the optical element can also be in a particular as in
  • one-piece design of the cap 8 may be provided.
  • FIG. 1 A sixth exemplary embodiment of a semiconductor component is shown schematically in FIG. This sixth embodiment corresponds essentially to the in
  • the housing 1 has, in addition to the first connection conductor 31 and the second connection conductor 32, three further connection conductors 33.
  • the other connection conductors 33 are for the electrical
  • the electrical control circuit is preferably designed as an integrated circuit.
  • Control circuit is directly connected to the semiconductor chip. 6
  • At least one capacitor can be arranged in the housing.
  • the semiconductor chip 6 and the electrical control circuit 65 are at the first
  • Terminal conductor 31 attached. Because of the bigger one
  • Cross-section of the first ladder is an assembly of the control circuit so simplified.
  • the control circuit can also be attached to one of the other connection conductors.
  • the further connection conductors 33 can, for example, each for a supply voltage of the electrical
  • Control circuit be provided for a ground contact or as a trigger input.
  • the described design of the housing 1 is characterized by a particularly high flexibility with regard to the specific design.
  • Connecting conductors are varied in the production in a simple manner.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Optics & Photonics (AREA)
  • Semiconductor Lasers (AREA)
  • Led Device Packages (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

L'invention concerne un boîtier (1) pour un composant semi-conducteur optoélectronique (10). Le boîtier (1) comprend un corps de boîtier (2), un premier conducteur de connexion (31) et un second conducteur de connexion (32), le premier conducteur de connexion (31) et le second conducteur de connexion (32) s'étendant respectivement dans le corps de boîtier (2) dans une direction verticale. L'invention concerne en outre un composant semi-conducteur (10) doté d'un tel boîtier (1) et d'une puce semi-conductrice (6).
EP11755076.4A 2010-09-20 2011-09-13 Boîtier pour composant semi-conducteur optoélectronique Active EP2619859B1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP20163678.4A EP3703201A1 (fr) 2010-09-20 2011-09-13 Composant semi-conducteur optoélectronique avec un boîtier

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE201010046090 DE102010046090A1 (de) 2010-09-20 2010-09-20 Gehäuse für ein optoelektronisches Halbleiterbauelement und Halbleiterbauelement
PCT/EP2011/065847 WO2012038304A1 (fr) 2010-09-20 2011-09-13 Boîtier pour composant semi-conducteur optoélectronique et composant semi-conducteur

Related Child Applications (2)

Application Number Title Priority Date Filing Date
EP20163678.4A Division EP3703201A1 (fr) 2010-09-20 2011-09-13 Composant semi-conducteur optoélectronique avec un boîtier
EP20163678.4A Division-Into EP3703201A1 (fr) 2010-09-20 2011-09-13 Composant semi-conducteur optoélectronique avec un boîtier

Publications (2)

Publication Number Publication Date
EP2619859A1 true EP2619859A1 (fr) 2013-07-31
EP2619859B1 EP2619859B1 (fr) 2020-05-13

Family

ID=44645118

Family Applications (2)

Application Number Title Priority Date Filing Date
EP11755076.4A Active EP2619859B1 (fr) 2010-09-20 2011-09-13 Boîtier pour composant semi-conducteur optoélectronique
EP20163678.4A Pending EP3703201A1 (fr) 2010-09-20 2011-09-13 Composant semi-conducteur optoélectronique avec un boîtier

Family Applications After (1)

Application Number Title Priority Date Filing Date
EP20163678.4A Pending EP3703201A1 (fr) 2010-09-20 2011-09-13 Composant semi-conducteur optoélectronique avec un boîtier

Country Status (5)

Country Link
US (1) US9070853B2 (fr)
EP (2) EP2619859B1 (fr)
CN (1) CN103119807A (fr)
DE (1) DE102010046090A1 (fr)
WO (1) WO2012038304A1 (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102010046090A1 (de) 2010-09-20 2012-03-22 Osram Opto Semiconductors Gmbh Gehäuse für ein optoelektronisches Halbleiterbauelement und Halbleiterbauelement
CN104377542A (zh) * 2014-12-04 2015-02-25 中国科学院半导体研究所 一种半导体激光器引脚式封装结构及方法
DE102015109788A1 (de) 2015-06-18 2016-12-22 Osram Opto Semiconductors Gmbh Anordnung
CN208571224U (zh) * 2016-03-18 2019-03-01 Nec显示器解决方案株式会社 发光元件、发光元件的冷却结构以及投影型显示装置
US10295768B2 (en) * 2016-07-08 2019-05-21 Finisar Corporation Chip on leadframe optical subassembly

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05121841A (ja) * 1991-10-25 1993-05-18 Nec Corp 半導体レーザモジユール
US5557116A (en) 1992-12-24 1996-09-17 Sharp Kabushiki Kaisha Semiconductor laser device and resin layer
EP0658933B1 (fr) * 1993-12-16 2001-10-10 Sharp Kabushiki Kaisha Méthode de fabrication de dispositifs semi-conducteurs photoémetteurs
JPH07297479A (ja) 1994-04-27 1995-11-10 Mitsubishi Electric Corp 光半導体装置およびその製造方法
US5825054A (en) * 1995-12-29 1998-10-20 Industrial Technology Research Institute Plastic-molded apparatus of a semiconductor laser
TW357470B (en) 1997-07-15 1999-05-01 Kai-Feng Huang Vertical resonance cavity injection-type glowing laser package
DE10041079A1 (de) 2000-08-22 2002-03-14 Osram Opto Semiconductors Gmbh Lasermodul mit Ansteuerschaltung
DE10043483A1 (de) * 2000-09-04 2002-07-25 Infineon Technologies Ag Optisches Sendemodul
JP4690563B2 (ja) 2001-03-02 2011-06-01 シチズン電子株式会社 発光ダイオード
JP3891115B2 (ja) 2001-04-17 2007-03-14 日亜化学工業株式会社 発光装置
JP4746767B2 (ja) 2001-05-30 2011-08-10 シチズン電子株式会社 発光ダイオード
TW567714B (en) * 2001-07-09 2003-12-21 Nippon Sheet Glass Co Ltd Light-emitting unit and illumination device and image reading device using light-emitting unit
JP3759064B2 (ja) * 2002-04-03 2006-03-22 Ｎｅｃ化合物デバイス株式会社 光半導体装置及びその製造方法
DE10260432A1 (de) * 2002-12-21 2004-07-08 Ming, Fuh Lih, Tali Leuchtdiode
JP3802896B2 (ja) * 2003-10-06 2006-07-26 ローム株式会社 半導体レーザ
JP4970924B2 (ja) 2006-03-28 2012-07-11 三菱電機株式会社 光素子用パッケージとこれを用いた光半導体装置
US7801191B2 (en) * 2007-10-22 2010-09-21 Sanyo Electric Co., Ltd. Semiconductor laser device
JP5324894B2 (ja) 2008-11-21 2013-10-23 パナソニック株式会社 半導体装置およびその製造方法
DE102010046090A1 (de) 2010-09-20 2012-03-22 Osram Opto Semiconductors Gmbh Gehäuse für ein optoelektronisches Halbleiterbauelement und Halbleiterbauelement

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2012038304A1 *

Also Published As

Publication number Publication date
WO2012038304A1 (fr) 2012-03-29
DE102010046090A1 (de) 2012-03-22
CN103119807A (zh) 2013-05-22
US20130256736A1 (en) 2013-10-03
US9070853B2 (en) 2015-06-30
EP3703201A1 (fr) 2020-09-02
EP2619859B1 (fr) 2020-05-13

Similar Documents

Publication Publication Date Title
EP2062301B1 (fr) Boîtier pour composant optoélectronique et disposition d'un composant optoélectronique dans le boîtier
DE102004042186B4 (de) Optoelektronisches Bauelement
DE19829197A1 (de) Strahlungsaussendendes und/oder empfangendes Halbleiter-Bauelement
DE102008038748B4 (de) Oberflächenmontierbares, optoelektronisches Halbleiterbauteil
DE29825022U1 (de) Optoelektronisches Bauelement
EP2619859A1 (fr) Boîtier pour composant semi-conducteur optoélectronique et composant semi-conducteur
DE102006008793A1 (de) Elektronisches Bauteil
DE102016120635B4 (de) Laserbauelement und verfahren zum herstellen eines laserbauelements
DE102007029369A1 (de) Optoelektronisches Halbleiterbauelement und Verfahren zur Herstellung eines optoelektronischen Halbleiterbauelements
EP1843394A2 (fr) Source de rayonnement semi-conductrice tout comme appareil de durcissement à la lumière
DE102013216526A1 (de) Laserbauelement
DE102013205594A1 (de) Laserbauelement und Verfahren zu seiner Herstellung
DE102004031391B4 (de) Elektronisches Bauteil mit Gehäuse zum ESD-Schutz
DE102015108117A1 (de) Bauelement
DE212013000297U1 (de) Optoelektronisches Bauelement
WO2015062990A1 (fr) Puce semi-conductrice optoélectronique et ensemble comprenant au moins une telle puce semi-conductrice optoélectronique
WO2015078857A1 (fr) Procédé pour la fabrication d'un élément semi-conducteur optoélectronique ainsi qu'élément semi-conducteur optoélectronique et disposition optoélectronique
DE102015103747A1 (de) Lichtmodul
WO2011117052A1 (fr) Composant optoélectronique
DE112014005124B4 (de) Optoelektronisches Bauelement
DE102013110355A1 (de) Optoelektronisches Halbleiterbauelement und Verfahren zum Herstellen eines Leiterrahmenverbunds
DE102010046088A1 (de) Gehäuse und Verfahren zum Herstellen eines Gehäuses
DE102009023854B4 (de) Optoelektronisches Halbleiterbauelement
WO2015117946A1 (fr) Composant optoélectronique et procédé de fabrication dudit composant
DE19714659A1 (de) Optoelektronisches Bauelement

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20130315

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

DAX Request for extension of the european patent (deleted)
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20190221

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

RIC1 Information provided on ipc code assigned before grant

Ipc: H01L 33/62 20100101ALI20190708BHEP

Ipc: H01S 5/022 20060101AFI20190708BHEP

Ipc: H01L 33/48 20100101ALI20190708BHEP

Ipc: H01S 5/024 20060101ALI20190708BHEP

Ipc: H01L 33/64 20100101ALI20190708BHEP

INTG Intention to grant announced

Effective date: 20190726

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: OSRAM OPTO SEMICONDUCTORS GMBH

GRAJ Information related to disapproval of communication of intention to grant by the applicant or resumption of examination proceedings by the epo deleted

Free format text: ORIGINAL CODE: EPIDOSDIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTC Intention to grant announced (deleted)
INTG Intention to grant announced

Effective date: 20191205

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 502011016683

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1271490

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200615

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20200513

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200814

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200913

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200813

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200914

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200813

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 502011016683

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20210216

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20200913

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20200930

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200913

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200930

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200930

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200930

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200930

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200913

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200913

REG Reference to a national code

Ref country code: AT

Ref legal event code: MM01

Ref document number: 1271490

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200913

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200913

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200513

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230825

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20240918

Year of fee payment: 14