EP2327002B1 - Système de régulation de courant et procédé de régulation d'un courant - Google Patents

Système de régulation de courant et procédé de régulation d'un courant Download PDF

Info

Publication number
EP2327002B1
EP2327002B1 EP20090779877 EP09779877A EP2327002B1 EP 2327002 B1 EP2327002 B1 EP 2327002B1 EP 20090779877 EP20090779877 EP 20090779877 EP 09779877 A EP09779877 A EP 09779877A EP 2327002 B1 EP2327002 B1 EP 2327002B1
Authority
EP
European Patent Office
Prior art keywords
current
voltage
signal
control system
ground
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP20090779877
Other languages
German (de)
English (en)
Other versions
EP2327002A1 (fr
Inventor
Jalal Hallak
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of EP2327002A1 publication Critical patent/EP2327002A1/fr
Application granted granted Critical
Publication of EP2327002B1 publication Critical patent/EP2327002B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
    • G05F1/565—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor
    • G05F1/569—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor for protection

Definitions

  • the invention relates to a current control system, which comprises at least one longitudinal branch with a linear regulator for forming a manipulated variable signal, wherein the series regulator is connected to a semiconductor actuator which is connected to a reference to a ground supply voltage and at the output side applied to the ground output voltage and wherein a reference signal supplied to the series regulator, a current measurement signal and the manipulated variable signal relate to the ground. Furthermore, the invention relates to a method for controlling a current.
  • electronic fuses are known by means of which one or more load branches connected to a power supply are secured. If a fault (e.g., short circuit) occurs in a load branch, the electronic fuse limits the current for a short time (e.g., a few milliseconds) by current regulation and then shuts off. The other load branches continue to be supplied by the power supply. Also for short term overcurrents, e.g. as a result of power up, electronic fuses limit the current to a predetermined value.
  • a fault e.g., short circuit
  • a reference value or setpoint for current regulation refers to the output voltage as well as a current measurement value, which drops at the connected load.
  • the series regulator is supplied by an auxiliary voltage, which also has the output voltage as the reference potential.
  • the auxiliary voltage is used to generate a sufficiently large manipulated variable signal between a control terminal (gate) and an output terminal (source) of the semiconductor actuator.
  • each auxiliary voltage usually has a different output voltage than reference potential.
  • a current control system with shutdown is out of WO 02/082611 A known.
  • the output voltage, the input voltage and the current supplied to a load are monitored by means of a monitoring unit.
  • this current exceeds a threshold or the output or input voltage reaches a limit, the current control system disables the semiconductor actuator of the series regulator.
  • a voltage regulation system in which the current delivered to a load is also limited is indicated in the document US 2002/057079 Al specified.
  • JP 08 030340 A shows a power supply with a soft-start function.
  • the invention has for its object to provide an improvement over the prior art for a current control system of the type mentioned. Furthermore, a correspondingly improved current control method should be specified.
  • a reference signal supplied to the longitudinal regulator, a current measurement signal and the manipulated variable signal refer to the mass, wherein the manipulated variable signal is fed to a differential former which adds the output voltage to the manipulated variable signal and subtracts the supply voltage and wherein the output signal of the subtractor formed in this way
  • Semiconductor actuator is supplied as a corrected manipulated variable signal.
  • the series regulator is connected to an auxiliary voltage, which refers to the ground. It is advantageous if the auxiliary voltage applied to an auxiliary supply, which is arranged in series with the supply voltage. In this way, the supply voltage for the supply of the series regulator is shared in order to achieve a higher level than the supply voltage for the manipulated variable signal. Such a higher level is required for driving the semiconductor actuator.
  • a current amplifier is advantageously provided, which is connected to the auxiliary voltage and which is connected to measuring points before and after a semiconductor resistor downstream of the shunt resistor.
  • a shunt resistor provides an easy way to perform an accurate and responsive current measurement that is independent of external factors such as ambient temperature.
  • the semiconductor control element changes its volume resistance as a function of the manipulated variable signal applied to the control connection.
  • the advantage here is the use simple components such as ordinary bipolar transistors, field effect transistors (eg MOS-FET) or insulated gate bipolar transistors (IGBT).
  • a method for controlling a current provides that a current measuring signal and a reference signal are fed to a series regulator and a manipulated variable is formed as a function of the difference between these two signals, wherein the current to be regulated is determined by a change in resistance of a semiconductor adjusting element arranged between a supply voltage and an output voltage being affected. Furthermore, the reference signal and the current measurement signal relate to a ground and the manipulated variable is corrected by means of a subtractor in such a way that the difference of the supply voltage less the output voltage is subtracted from the manipulated variable.
  • a DC power source DC is provided, which is connected to a terminal to a ground and at the other terminal a supply voltage U in applied.
  • a capacitor Cin is arranged for voltage smoothing.
  • the semiconductor actuator 2 is formed, for example, as a normally-off n-channel MOS-FET having a gate terminal G, a drain terminal D, and a source terminal S.
  • the source terminal S is connected via a parasitic diode to the drain terminal D.
  • the drain terminal is connected to the supply voltage U in .
  • the gate terminal G is an actuating variable signal of a linear regulator 1 at.
  • the source terminal S is connected to an output, to which an output voltage U out is applied and to which a terminal of a load 4 is connected.
  • a second terminal of the load 4 is connected to ground.
  • a shunt resistor R Sh is arranged for current measurement.
  • contact points are connected to the inputs of a current amplifier 3.
  • the current amplifier 3 supplies at its output a current measurement signal that is supplied to the series regulator 1.
  • the current amplifier 3 and the series regulator 1 are supplied by means of an auxiliary supply U H , which relates to the output voltage U out .
  • the linear regulator 1 is also supplied with a reference signal for specifying a desired current value I soll , wherein this reference signal also relates to the output voltage U out .
  • the semiconductor switching element 2 is self-conducting in trouble-free operation, so that the output voltage U out corresponds neglecting the component and line losses in about the supply voltage U in .
  • the manipulated variable signal is below the threshold voltage of the semiconductor switching element. 2
  • the controller starts to work.
  • the manipulated variable signal rises above the threshold voltage of the semiconductor switching element 2, so that the volume resistance of the drain to the source of the semiconductor switching element 2 increases. It goes without saying that the maximum permissible duration of such a current limitation depends on the thermal conditions. Usually, it is possible in this way to regulate a current over several seconds to a predetermined desired value before the semiconductor switching element 2 takes damage.
  • auxiliary voltage As well as the individual reference and current measuring signals, it is desirable to relate the auxiliary voltage as well as the individual reference and current measuring signals to a common ground.
  • the desired independence of the generally different output voltages of the individual longitudinal branches is achieved, but causes an output voltage change in a longitudinal branch because of the line impedance Z L a positive feedback in the control loop.
  • the output voltage or the voltage at the source terminal of the corresponding semiconductor component decreases during a load jump, the voltage between the gate and source terminal inevitably increases because the control value signal related to the ground as a result of the line impedance Z L is not synchronous with the output voltage drops. This positive feedback leads to an unstable control loop and causes a continuous oscillation of the current.
  • a manipulated variable correction is performed according to the invention.
  • a corresponding arrangement is in Fig. 2 shown.
  • the basic circuit consists of a longitudinal circuit, wherein a load 4 is connected via an auxiliary switch element 2 to a supply voltage U in .
  • the circuit closes via a ground as a common reference potential of the supply voltage U in and the output voltage U out dropping off at the load 4.
  • the auxiliary switch element 2 is as in Fig. 1 formed for example as a MOS-FET, wherein the drain terminal D with the supply voltage U in and the source terminal S to the output at which the output voltage U out is applied, is connected.
  • a shunt resistor R Sh is arranged between the source terminal S and the output.
  • the contact points before and after the shunt resistor are connected to the inputs of a current amplifier 3.
  • the current amplifier 3 which is connected to the ground is supplied with an auxiliary voltage which is applied to an auxiliary supply U H arranged in series with the supply voltage.
  • the current measurement signal at the output of the current amplifier 3 thus relates, like the auxiliary voltage, to the ground as the common reference potential of the supply voltage U in and the output voltage U out dropping off at the load 4.
  • a series regulator 1 which is supplied with the auxiliary voltage as the current amplifier 3, the current measurement signal and a reference signal are supplied on the input side.
  • the reference signal as well as the current measurement signal refers to the ground and specifies the target current value I soll .
  • the gate terminal G of the semiconductor actuating element 2 is acted upon by this corrected manipulated variable signal u '.
  • the subtractor 5 is conveniently constructed as a simple analog circuit, so that a virtually delay-free correction of the manipulated variable signal u takes place as soon as a change in the output voltage U out or the supply voltage U in occurs. In any case, the correction is much faster than an adjustment of the manipulated variable signal u by the series regulator. 1
  • the positive feedback of the impedance Z L is thus avoided by the immediate correction of the manipulated variable signal u.
  • the correction corresponds to the induced by the impedance Z L difference of the supply voltage U in less of the output voltage U out , whereby the voltage between the gate and source terminal of the semiconductor actuator 2 remains substantially unchanged until the series regulator 1 sets a changed manipulated variable signal u.
  • the control loop is thus stable and there is no swinging of the current.
  • Fig. 3 are two longitudinal branches with different output voltages U 1out , U 2out shown.
  • the longitudinal circuits are supplied by a common supply voltage U in , to which an auxiliary supply U H is connected in series.
  • Each longitudinal circuit comprises its own semiconductor control element 2 1 or 2 2 , which limits the current in the event of a short circuit of each connected load 4 1 or 4 2 or in the case of a short-term overload to a predetermined current setpoint I 1soll or I 2soll .
  • each longitudinal branch comprises its own shut-off resistor R 1Sh or R 2Sh .
  • Each semiconductor control element 2 1 or 2 2 is controlled by means of a corrected manipulated variable signal u 1 'or u 2 ', which is present at the output of a respective subtractor 5 1 or 5 2 .
  • the respective difference former 5 1 and 5 2 corrects the respective series regulator 1 1 and 1 2 predetermined manipulated variable signal u 1 and u 2 corresponding to the respective occurring in the series branch impedance Z 1L and Z 2L.

Claims (7)

  1. Système de régulation de courant, qui comprend au moins une branche longitudinale ayant un régulateur (1, 11, 12) longitudinal linéaire pour la formation d'un signal (u, u1, u2) de variable réglante, le régulateur (1, 11, 12) longitudinal étant relié à un élément (2, 21, 22) de régulation à semiconducteur, qui est raccordé à une tension (Uin) d'alimentation rapportée à une masse et auquel s'applique du côté de la sortie une tension (Uout, U1out, U2out) de sortie rapportée à la masse et dans lequel un signal de référence envoyé au régulateur (1, 11, 12) longitudinal un signal de mesure du courant et le signal (u, u1, u2) de variable réglante se rapportent à la masse, caractérisé en ce que le signal (u, u1, u2) de variable réglante est envoyé à un formeur (5, 51, 52) de différence, qui soustrait du signal (1, 11, 12) de variable réglante la différence de la tension (Uin) d'alimentation à la tension (Uout, U1out, U2out) de sortie et en ce que le signal de sortie ainsi formé du formeur (5, 51, 52) de différence est envoyé à l'élément (2, 21, 22) de régulation à semiconducteur en tant que signal (u', u1', u2') de variable réglante corrigé.
  2. Système de régulation du courant suivant la revendication 1, caractérisé en ce que le régulateur (1, 11, 12) longitudinal est raccordé à une tension auxiliaire qui se rapporte à la masse.
  3. Système de régulation du courant suivant la revendication 2, caractérisé en ce que la tension auxiliaire s'applique à une alimentation (UH) auxiliaire, qui est montée en série avec la tension (Uin) d'alimentation.
  4. Système de régulation du courant suivant l'une des revendications 1 à 3, caractérisé en ce que, pour la formation du signal de mesure du courant, il est prévu un amplificateur (3, 31, 32) de courant, qui est raccordé à la tension auxiliaire et qui est relié à des points de mesure avant et après une résistance (RSh, R1Sh, R2Sh) de shunt monté en aval de l'élément (2, 21, 22) de régulation à semiconducteur.
  5. Système de régulation du courant suivant l'une des revendications 1 à 4, caractérisé en ce qu'il est prévu, comme élément (2, 21, 22) de régulation à semiconducteur, un transistor bipolaire, un transistor à effet de champ ou un transistor bipolaire à électrode de grille isolée.
  6. Système de régulation du courant suivant l'une des revendications 2 à 5, caractérisé en ce qu'il est prévu plusieurs branches longitudinales, qui sont raccordées à une tension (Uin) d'alimentation et qui ont une tension auxiliaire commune pour l'alimentation des régulateurs (11, 12) longitudinaux respectifs.
  7. Procédé de régulation d'un courant, dans lequel un signal de mesure du courant et un signal de référence sont envoyés à un régulateur (1, 11, 12) longitudinal linéaire et, en fonction de la différence entre ces deux signaux, une variable réglante est formée, dans lequel le courant à régler est influencé par une variation de la résistance d'un élément (2, 21, 22) de régulation à semiconducteur monté entre une tension (Uin) d'alimentation et une tension (Uout, U1out, U2out) de sortie, le signal de référence et le signal de mesure du courant se rapportant à une masse, caractérisé en ce que l'on corrige la variable réglante au moyen d'un formeur (5, 51, 52) de différence, de manière à ce que la différence de la tension (Uin) d'alimentation diminuée de la tension (Uout, U1out, U2out) de sortie soit déduite de la variable réglante.
EP20090779877 2008-09-24 2009-06-23 Système de régulation de courant et procédé de régulation d'un courant Active EP2327002B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
ATA1486/2008A AT507323B1 (de) 2008-09-24 2008-09-24 Stromregelungssystem und verfahren zur regelung eines stromes
PCT/EP2009/057749 WO2010034532A1 (fr) 2008-09-24 2009-06-23 Système de régulation de courant et procédé de régulation d'un courant

Publications (2)

Publication Number Publication Date
EP2327002A1 EP2327002A1 (fr) 2011-06-01
EP2327002B1 true EP2327002B1 (fr) 2012-10-03

Family

ID=41012000

Family Applications (1)

Application Number Title Priority Date Filing Date
EP20090779877 Active EP2327002B1 (fr) 2008-09-24 2009-06-23 Système de régulation de courant et procédé de régulation d'un courant

Country Status (6)

Country Link
US (1) US8564264B2 (fr)
EP (1) EP2327002B1 (fr)
CN (1) CN102165388B (fr)
AT (1) AT507323B1 (fr)
RU (1) RU2491605C2 (fr)
WO (1) WO2010034532A1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7300885B2 (ja) * 2019-04-26 2023-06-30 ローム株式会社 リニアレギュレータ及び半導体集積回路

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3341345A1 (de) * 1983-11-15 1985-05-23 SGS-ATES Deutschland Halbleiter-Bauelemente GmbH, 8018 Grafing Laengsspannungsregler
SU1529190A1 (ru) * 1986-05-05 1989-12-15 Ставропольский политехнический институт Устройство автоматического регулировани напр жени (тока)
JPH0830340A (ja) * 1994-07-14 1996-02-02 New Eraa:Kk Ｄｃ−ｄｃコンバータ
US5734259A (en) * 1995-09-29 1998-03-31 Cherry Semiconductor Corporation Balanced delta current method for current control in a hysteretic power supply
US5929617A (en) * 1998-03-03 1999-07-27 Analog Devices, Inc. LDO regulator dropout drive reduction circuit and method
JP2001078439A (ja) * 1999-09-06 2001-03-23 Murata Mfg Co Ltd スイッチング電源装置
US6177783B1 (en) * 1999-09-13 2001-01-23 Adc Telecommunications, Inc. Current balancing for voltage regulator having inputs from multiple power supplies
JP3666383B2 (ja) * 2000-11-13 2005-06-29 株式会社デンソー 電圧レギュレータ
JP3637876B2 (ja) * 2001-04-05 2005-04-13 トヨタ自動車株式会社 Ｄｃ−ｄｃコンバータの制御装置
AT410867B (de) * 2001-04-06 2003-08-25 Siemens Ag Oesterreich Spannungsversorgung mit abschaltsicherung
US7486058B2 (en) * 2005-05-25 2009-02-03 Thomas Szepesi Circuit and method combining a switching regulator with one or more low-drop-out linear voltage regulators for improved efficiency
CN1912791A (zh) * 2005-08-12 2007-02-14 圆创科技股份有限公司 可在负载瞬间变化时防止过电压的电压调节器
JP5022668B2 (ja) * 2006-10-25 2012-09-12 オンセミコンダクター・トレーディング・リミテッド Ｄｃ／ｄｃコンバータ

Also Published As

Publication number Publication date
EP2327002A1 (fr) 2011-06-01
RU2011116170A (ru) 2012-10-27
RU2491605C2 (ru) 2013-08-27
CN102165388B (zh) 2014-01-08
US8564264B2 (en) 2013-10-22
AT507323B1 (de) 2012-05-15
US20110175447A1 (en) 2011-07-21
WO2010034532A1 (fr) 2010-04-01
CN102165388A (zh) 2011-08-24
AT507323A1 (de) 2010-04-15

Similar Documents

Publication Publication Date Title
DE69626991T2 (de) Leistungstransistorsteuerschaltung für Spannungsregler
EP2524419A2 (fr) Module redondant comprenant des trajets de courant symétriques
DE2812156C2 (de) Einrichtung zum Steuern der Stellung eines ein Kraftstoff-Luft-Gemisch beeinflussenden Elements eines Verbrennungsmotors
DE102017212354B4 (de) Niederohmiger Lastschalter mit Ausgangsstromstärkesteuerung
DE102017205957B4 (de) Schaltung und verfahren zur ruhestromsteuerung in spannungsreglern
DE102019201195B3 (de) Rückkopplungsschema für einen stabilen LDO-Reglerbetrieb
DE10250229B4 (de) Leistungsregelung für Hochfrequenzverstärker
EP0664613A2 (fr) Procédé et dispositif pour équilibrer la sollicitation de modules semi-conducteurs de puissance montés en parallèle
DE102015001705B3 (de) Stromgesteuerte aktive Diode
DE1093886B (de) Elektronischer Spannungsregler
EP2327002B1 (fr) Système de régulation de courant et procédé de régulation d'un courant
DE112014006190B4 (de) Schaltnetzteil
DE102014216551B4 (de) Verfahren und Vorrichtung zur Totzeitregelung in Schaltnetzteilen
WO2013143896A2 (fr) Procédé de commande d'un système d'alimentation en courant
DE102013219173B4 (de) Spannungsversorgung für elektrische Fokussierung von Elektronenstrahlen
DE3932399C1 (en) Operating series length regulating loop - switching in adjuster again during delay time if current falls again below threshold value
DE102018116669B4 (de) Verfahren zum Betrieb eines stützkondensatorfreien Low-Drop-Spannungsreglers mit großem Spannungsbereich
DE102005045530B4 (de) Verfahren zur Spannungsregelung einer Halbleiterschaltung sowie entsprechende Spannungsregelvorrichtung und Halbleiterschaltung
DE202005019801U1 (de) Stromversorgungsschaltkreis mit der Funktion zum Schutz gegen ein von einem Leckstrom ausgelöstes Ansprechen
DE102018116667B4 (de) Stützkondensatorfreier Low-Drop-Spannungsregler mit großem Spannungsbereich mit einem DIMOS- und einem NMOS-Transistor als Lasttransistor und Spannungsreglersystem
DE2327308C3 (de) Schaltungsanordnung zur Erzeugung einer stabilisierten Gleichspannung
DE102007057502A1 (de) Regelvorrichtung und -verfahren zum Regeln eines mittleren Stromes durch eine induktive Last
EP3688853B1 (fr) Disjoncteur électronique et son procédé de fonctionnement
DE2456856C3 (de) Schaltungsanordnung zur Laststrombegrenzung bei einer Gleichstromversorgungseinrichtung
DE970179C (de) Schaltung zur Verminderung bzw. Beseitigung des statischen Regelfehlers bei Roehrenfeinreglern

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20110128

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA RS

DAX Request for extension of the european patent (deleted)
GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 578247

Country of ref document: AT

Kind code of ref document: T

Effective date: 20121015

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: LANGUAGE OF EP DOCUMENT: GERMAN

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 502009004989

Country of ref document: DE

Effective date: 20121129

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20121003

RAP2 Party data changed (patent owner data changed or rights of a patent transferred)

Owner name: SIEMENS AKTIENGESELLSCHAFT

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130103

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130203

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130114

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130104

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130204

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130103

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

26N No opposition filed

Effective date: 20130704

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 502009004989

Country of ref document: DE

Effective date: 20130704

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

BERE Be: lapsed

Owner name: SIEMENS A.G.

Effective date: 20130630

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20130623

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20140228

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130630

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130623

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130630

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130630

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130623

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130623

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130701

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130623

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20090623

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: AT

Payment date: 20220509

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20230818

Year of fee payment: 15

REG Reference to a national code

Ref country code: AT

Ref legal event code: MM01

Ref document number: 578247

Country of ref document: AT

Kind code of ref document: T

Effective date: 20230623

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230623