EP2327002B1 - Current control system and method for controlling a current - Google Patents

Current control system and method for controlling a current Download PDF

Info

Publication number
EP2327002B1
EP2327002B1 EP20090779877 EP09779877A EP2327002B1 EP 2327002 B1 EP2327002 B1 EP 2327002B1 EP 20090779877 EP20090779877 EP 20090779877 EP 09779877 A EP09779877 A EP 09779877A EP 2327002 B1 EP2327002 B1 EP 2327002B1
Authority
EP
European Patent Office
Prior art keywords
current
voltage
signal
control system
ground
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP20090779877
Other languages
German (de)
French (fr)
Other versions
EP2327002A1 (en
Inventor
Jalal Hallak
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of EP2327002A1 publication Critical patent/EP2327002A1/en
Application granted granted Critical
Publication of EP2327002B1 publication Critical patent/EP2327002B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
    • G05F1/565—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor
    • G05F1/569—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor for protection

Definitions

  • the invention relates to a current control system, which comprises at least one longitudinal branch with a linear regulator for forming a manipulated variable signal, wherein the series regulator is connected to a semiconductor actuator which is connected to a reference to a ground supply voltage and at the output side applied to the ground output voltage and wherein a reference signal supplied to the series regulator, a current measurement signal and the manipulated variable signal relate to the ground. Furthermore, the invention relates to a method for controlling a current.
  • electronic fuses are known by means of which one or more load branches connected to a power supply are secured. If a fault (e.g., short circuit) occurs in a load branch, the electronic fuse limits the current for a short time (e.g., a few milliseconds) by current regulation and then shuts off. The other load branches continue to be supplied by the power supply. Also for short term overcurrents, e.g. as a result of power up, electronic fuses limit the current to a predetermined value.
  • a fault e.g., short circuit
  • a reference value or setpoint for current regulation refers to the output voltage as well as a current measurement value, which drops at the connected load.
  • the series regulator is supplied by an auxiliary voltage, which also has the output voltage as the reference potential.
  • the auxiliary voltage is used to generate a sufficiently large manipulated variable signal between a control terminal (gate) and an output terminal (source) of the semiconductor actuator.
  • each auxiliary voltage usually has a different output voltage than reference potential.
  • a current control system with shutdown is out of WO 02/082611 A known.
  • the output voltage, the input voltage and the current supplied to a load are monitored by means of a monitoring unit.
  • this current exceeds a threshold or the output or input voltage reaches a limit, the current control system disables the semiconductor actuator of the series regulator.
  • a voltage regulation system in which the current delivered to a load is also limited is indicated in the document US 2002/057079 Al specified.
  • JP 08 030340 A shows a power supply with a soft-start function.
  • the invention has for its object to provide an improvement over the prior art for a current control system of the type mentioned. Furthermore, a correspondingly improved current control method should be specified.
  • a reference signal supplied to the longitudinal regulator, a current measurement signal and the manipulated variable signal refer to the mass, wherein the manipulated variable signal is fed to a differential former which adds the output voltage to the manipulated variable signal and subtracts the supply voltage and wherein the output signal of the subtractor formed in this way
  • Semiconductor actuator is supplied as a corrected manipulated variable signal.
  • the series regulator is connected to an auxiliary voltage, which refers to the ground. It is advantageous if the auxiliary voltage applied to an auxiliary supply, which is arranged in series with the supply voltage. In this way, the supply voltage for the supply of the series regulator is shared in order to achieve a higher level than the supply voltage for the manipulated variable signal. Such a higher level is required for driving the semiconductor actuator.
  • a current amplifier is advantageously provided, which is connected to the auxiliary voltage and which is connected to measuring points before and after a semiconductor resistor downstream of the shunt resistor.
  • a shunt resistor provides an easy way to perform an accurate and responsive current measurement that is independent of external factors such as ambient temperature.
  • the semiconductor control element changes its volume resistance as a function of the manipulated variable signal applied to the control connection.
  • the advantage here is the use simple components such as ordinary bipolar transistors, field effect transistors (eg MOS-FET) or insulated gate bipolar transistors (IGBT).
  • a method for controlling a current provides that a current measuring signal and a reference signal are fed to a series regulator and a manipulated variable is formed as a function of the difference between these two signals, wherein the current to be regulated is determined by a change in resistance of a semiconductor adjusting element arranged between a supply voltage and an output voltage being affected. Furthermore, the reference signal and the current measurement signal relate to a ground and the manipulated variable is corrected by means of a subtractor in such a way that the difference of the supply voltage less the output voltage is subtracted from the manipulated variable.
  • a DC power source DC is provided, which is connected to a terminal to a ground and at the other terminal a supply voltage U in applied.
  • a capacitor Cin is arranged for voltage smoothing.
  • the semiconductor actuator 2 is formed, for example, as a normally-off n-channel MOS-FET having a gate terminal G, a drain terminal D, and a source terminal S.
  • the source terminal S is connected via a parasitic diode to the drain terminal D.
  • the drain terminal is connected to the supply voltage U in .
  • the gate terminal G is an actuating variable signal of a linear regulator 1 at.
  • the source terminal S is connected to an output, to which an output voltage U out is applied and to which a terminal of a load 4 is connected.
  • a second terminal of the load 4 is connected to ground.
  • a shunt resistor R Sh is arranged for current measurement.
  • contact points are connected to the inputs of a current amplifier 3.
  • the current amplifier 3 supplies at its output a current measurement signal that is supplied to the series regulator 1.
  • the current amplifier 3 and the series regulator 1 are supplied by means of an auxiliary supply U H , which relates to the output voltage U out .
  • the linear regulator 1 is also supplied with a reference signal for specifying a desired current value I soll , wherein this reference signal also relates to the output voltage U out .
  • the semiconductor switching element 2 is self-conducting in trouble-free operation, so that the output voltage U out corresponds neglecting the component and line losses in about the supply voltage U in .
  • the manipulated variable signal is below the threshold voltage of the semiconductor switching element. 2
  • the controller starts to work.
  • the manipulated variable signal rises above the threshold voltage of the semiconductor switching element 2, so that the volume resistance of the drain to the source of the semiconductor switching element 2 increases. It goes without saying that the maximum permissible duration of such a current limitation depends on the thermal conditions. Usually, it is possible in this way to regulate a current over several seconds to a predetermined desired value before the semiconductor switching element 2 takes damage.
  • auxiliary voltage As well as the individual reference and current measuring signals, it is desirable to relate the auxiliary voltage as well as the individual reference and current measuring signals to a common ground.
  • the desired independence of the generally different output voltages of the individual longitudinal branches is achieved, but causes an output voltage change in a longitudinal branch because of the line impedance Z L a positive feedback in the control loop.
  • the output voltage or the voltage at the source terminal of the corresponding semiconductor component decreases during a load jump, the voltage between the gate and source terminal inevitably increases because the control value signal related to the ground as a result of the line impedance Z L is not synchronous with the output voltage drops. This positive feedback leads to an unstable control loop and causes a continuous oscillation of the current.
  • a manipulated variable correction is performed according to the invention.
  • a corresponding arrangement is in Fig. 2 shown.
  • the basic circuit consists of a longitudinal circuit, wherein a load 4 is connected via an auxiliary switch element 2 to a supply voltage U in .
  • the circuit closes via a ground as a common reference potential of the supply voltage U in and the output voltage U out dropping off at the load 4.
  • the auxiliary switch element 2 is as in Fig. 1 formed for example as a MOS-FET, wherein the drain terminal D with the supply voltage U in and the source terminal S to the output at which the output voltage U out is applied, is connected.
  • a shunt resistor R Sh is arranged between the source terminal S and the output.
  • the contact points before and after the shunt resistor are connected to the inputs of a current amplifier 3.
  • the current amplifier 3 which is connected to the ground is supplied with an auxiliary voltage which is applied to an auxiliary supply U H arranged in series with the supply voltage.
  • the current measurement signal at the output of the current amplifier 3 thus relates, like the auxiliary voltage, to the ground as the common reference potential of the supply voltage U in and the output voltage U out dropping off at the load 4.
  • a series regulator 1 which is supplied with the auxiliary voltage as the current amplifier 3, the current measurement signal and a reference signal are supplied on the input side.
  • the reference signal as well as the current measurement signal refers to the ground and specifies the target current value I soll .
  • the gate terminal G of the semiconductor actuating element 2 is acted upon by this corrected manipulated variable signal u '.
  • the subtractor 5 is conveniently constructed as a simple analog circuit, so that a virtually delay-free correction of the manipulated variable signal u takes place as soon as a change in the output voltage U out or the supply voltage U in occurs. In any case, the correction is much faster than an adjustment of the manipulated variable signal u by the series regulator. 1
  • the positive feedback of the impedance Z L is thus avoided by the immediate correction of the manipulated variable signal u.
  • the correction corresponds to the induced by the impedance Z L difference of the supply voltage U in less of the output voltage U out , whereby the voltage between the gate and source terminal of the semiconductor actuator 2 remains substantially unchanged until the series regulator 1 sets a changed manipulated variable signal u.
  • the control loop is thus stable and there is no swinging of the current.
  • Fig. 3 are two longitudinal branches with different output voltages U 1out , U 2out shown.
  • the longitudinal circuits are supplied by a common supply voltage U in , to which an auxiliary supply U H is connected in series.
  • Each longitudinal circuit comprises its own semiconductor control element 2 1 or 2 2 , which limits the current in the event of a short circuit of each connected load 4 1 or 4 2 or in the case of a short-term overload to a predetermined current setpoint I 1soll or I 2soll .
  • each longitudinal branch comprises its own shut-off resistor R 1Sh or R 2Sh .
  • Each semiconductor control element 2 1 or 2 2 is controlled by means of a corrected manipulated variable signal u 1 'or u 2 ', which is present at the output of a respective subtractor 5 1 or 5 2 .
  • the respective difference former 5 1 and 5 2 corrects the respective series regulator 1 1 and 1 2 predetermined manipulated variable signal u 1 and u 2 corresponding to the respective occurring in the series branch impedance Z 1L and Z 2L.

Description

Die Erfindung betrifft ein Stromregelungssystem, welches zumindest einen Längszweig mit einem linearen Längsregler zur Bildung eines Stellgrößensignals umfasst, wobei der Längsregler mit einem Halbleiterstellelement verbunden ist, welches an eine auf eine Masse bezogene Speisespannung angeschlossen ist und an dem ausgangsseitig eine auf die Masse bezogene Ausgangsspannung anliegt und wobei sich ein dem Längsregler zugeführtes Referenzsignal, ein Strommesssignal und das Stellgrößensignal auf die Masse beziehen. Des Weiteren betrifft die Erfindung ein Verfahren zur Regelung eines Stromes.The invention relates to a current control system, which comprises at least one longitudinal branch with a linear regulator for forming a manipulated variable signal, wherein the series regulator is connected to a semiconductor actuator which is connected to a reference to a ground supply voltage and at the output side applied to the ground output voltage and wherein a reference signal supplied to the series regulator, a current measurement signal and the manipulated variable signal relate to the ground. Furthermore, the invention relates to a method for controlling a current.

Es gibt zahlreiche elektrische und elektronische Anwendungen, die eine Stromregelung erforderlich machen. Beispielsweise kennt man Stromversorgungen, die zur Abgabe eines konstanten Stromes an eine oder mehrere angeschlossene Lasten eine Stromregelung aufweisen.There are numerous electrical and electronic applications that require current regulation. For example, one knows power supplies, which have a current control for delivering a constant current to one or more connected loads.

Des Weiteren sind elektronische Sicherungen bekannt, mittels derer ein oder mehrere an eine Stromversorgung angeschlossene Lastzweige abgesichert werden. Tritt in einem Lastzweig ein Fehler (z.B. Kurzschluss) auf, begrenzt die elektronische Sicherung für kurze Zeit (z.B. wenig Millisekunden) den Strom mittels Stromregelung und schaltet dann ab. Die anderen Lastzweige werden weiterhin von der Stromversorgung versorgt. Auch für kurzzeitige Überströme, z.B. infolge eines Einschaltvorgangs, begrenzen elektronische Sicherungen den Strom auf einen vorgegebenen Wert.Furthermore, electronic fuses are known by means of which one or more load branches connected to a power supply are secured. If a fault (e.g., short circuit) occurs in a load branch, the electronic fuse limits the current for a short time (e.g., a few milliseconds) by current regulation and then shuts off. The other load branches continue to be supplied by the power supply. Also for short term overcurrents, e.g. as a result of power up, electronic fuses limit the current to a predetermined value.

Bei derartigen Anwendungsfällen, die nur eine kurzzeitige Strombegrenzung bzw. Stromregelung vorsehen, werden zumeist einfache lineare Längsregler eingesetzt. Solche Längsregler steuern ein Halbleiterstellelement, welches kurzzeitig Energie aufnimmt, um den Strom durch eine angeschlossene fehlerhafte Last auf einem vorgegebenen Wert zu halten. Der schematische Aufbau eines entsprechenden Stromregelungssystems ist in Fig. 1 dargestellt. An eine Speisespannung ist dabei ein Längszweig zur Regelung eines Stromes durch eine angeschlossene Last vorgesehen.In such applications, which provide only a short-term current limitation or current regulation, usually simple linear series regulators are used. Such longitudinal regulators control a semiconductor control element, which for a short time Absorbs energy to keep the current at a predetermined value through a connected faulty load. The schematic structure of a corresponding current control system is in Fig. 1 shown. To a supply voltage while a longitudinal branch is provided for controlling a current through a connected load.

Ein Referenzwert bzw. Sollwert für die Stromregelung bezieht sich ebenso wie ein Strommesswert auf die Ausgangsspannung, welche an der angeschlossenen Last abfällt. Der Längsregler wird dabei von einer Hilfsspannung versorgt, welche als Bezugspotenzial ebenfalls die Ausgangsspannung aufweist. Die Hilfsspannung dient zur Erzeugung eines ausreichend hohen Stellgrößensignals zwischen einem Steueranschluss (Gate) und einem Ausgangsanschluss (Source) des Halbleiterstellelements.A reference value or setpoint for current regulation refers to the output voltage as well as a current measurement value, which drops at the connected load. The series regulator is supplied by an auxiliary voltage, which also has the output voltage as the reference potential. The auxiliary voltage is used to generate a sufficiently large manipulated variable signal between a control terminal (gate) and an output terminal (source) of the semiconductor actuator.

Sind beispielsweise mehreren Längszweigen parallel an eine Speisespannung geschalteten, muss für jeden Längsregler eine eigene Hilfsspannung vorgesehen werden, da jede Hilfsspannung in der Regel eine andere Ausgangsspannung als Bezugspotenzial aufweist.For example, if several longitudinal branches connected in parallel to a supply voltage, a separate auxiliary voltage must be provided for each regulator, since each auxiliary voltage usually has a different output voltage than reference potential.

Ein Stromregelungssystem mit Abschaltsicherung ist aus der WO 02/082611 A bekannt. Dabei werden mittels einer Überwachungseinheit die Ausgangsspannung, die Eingangsspannung und der einer Last zugeführte Strom überwacht. Wenn dieser Strom einen Schwellwert überschreitet oder die Ausgangs- oder Eingangsspannung einen Grenzwert erreicht, sperrt das Stromregelungssystem das Halbleiterstellelement des Längsreglers.A current control system with shutdown is out of WO 02/082611 A known. In this case, the output voltage, the input voltage and the current supplied to a load are monitored by means of a monitoring unit. When this current exceeds a threshold or the output or input voltage reaches a limit, the current control system disables the semiconductor actuator of the series regulator.

Ein Spannungsregelungssystem, bei dem ebenfalls der an eine Last abgegebene Strom limitiert wird, ist in der Schrift US 2002/057079 Al angegeben.A voltage regulation system in which the current delivered to a load is also limited is indicated in the document US 2002/057079 Al specified.

Aus der US 6,177,783 B1 kennt man ein Stromregelungssystem, bei dem ein dem Längsregler zugeführtes Referenzsignal, ein Strommesssignal und ein Stellgrößensignal auf die Masse bezogen sind. Dabei kann jedoch nicht ausgeschlossen werden, dass das Stromregelungssystem aufgrund von Impedanzen in der Regelstrecke zu schwingen beginnt. Für einen sogenannten Soft-Start ist während eines Startvorgangs eine eigene Referenzgröße vorgebbar.From the US 6,177,783 B1 one knows a current control system, in which a reference signal supplied to the longitudinal regulator, a Current measuring signal and a manipulated variable signal are related to the mass. However, it can not be ruled out that the current control system begins to oscillate due to impedances in the controlled system. For a so-called soft start, a separate reference variable can be specified during a startup process.

Auch die JP 08 030340 A zeigt eine Stromversorgung mit einer Soft-Start-Funktion.Also the JP 08 030340 A shows a power supply with a soft-start function.

Der Erfindung liegt die Aufgabe zugrunde, für ein Stromregelungssystem der eingangs genannten Art eine Verbesserung gegenüber dem Stand der Technik anzugeben. Des Weiteren soll ein entsprechend verbessertes Stromregelungsverfahren angegeben werden.The invention has for its object to provide an improvement over the prior art for a current control system of the type mentioned. Furthermore, a correspondingly improved current control method should be specified.

Erfindungsgemäß wird diese Aufgabe gelöst mit einem Stromregelungssystem gemäß Anspruch 1 und einem Verfahren gemäß Anspruch 7.According to the invention this object is achieved with a current control system according to claim 1 and a method according to claim 7.

Dabei beziehen sich ein dem Längsregler zugeführtes Referenzsignal, ein Strommesssignal und das Stellgrößensignal auf die Masse, wobei das Stellgrößensignal einem Differenzbildner zugeführt ist, welcher zum Stellgrößensignal die Ausgangsspannung addiert und die Speisespannung subtrahiert und wobei das auf diese Weise gebildete Ausgangssignal des Differenzbildners dem Halbleiterstellelement als korrigiertes Stellgrößensignal zugeführt ist. Auf diese Weise wird ausgeschlossen, dass das Stromreglungssystem aufgrund von Impedanzen in der Regelstrecke zu schwingen beginnt. Die Frequenz einer derartigen Schwingung würde über der Grenzfrequenz des Längsreglers liegen. Da die Korrektur des Stellgrößensignals mittels Differenzbildner aufgrund der einfachen Rechenoperation nahezu unverzögert geschieht, wird durch die Ansteuerung des Halbleiterstellelements mit dem korrigierten Stellgrößensignal ein Schwingen der Regelstrecke verhindert, indem die Spannung zwischen Steueranschluss und Ausgangsanschluss des Halbleiterstellelements im Wesentlichen unverändert bleibt, bis der Längsregler ein verändertes Stellgrößensignal vorgibt.In this case, a reference signal supplied to the longitudinal regulator, a current measurement signal and the manipulated variable signal refer to the mass, wherein the manipulated variable signal is fed to a differential former which adds the output voltage to the manipulated variable signal and subtracts the supply voltage and wherein the output signal of the subtractor formed in this way Semiconductor actuator is supplied as a corrected manipulated variable signal. In this way, it is excluded that the current control system begins to oscillate due to impedances in the controlled system. The frequency of such oscillation would be above the cut-off frequency of the series regulator. Since the correction of the manipulated variable signal by means of subtractor due to the simple arithmetic operation is almost instantaneous, the control of the semiconductor actuator with the corrected manipulated variable signal oscillation of the controlled system is prevented by the voltage between the control terminal and the output terminal of the semiconductor actuator substantially unchanged until the longitudinal controller a changed Command value signal specifies.

In einer einfachen Ausführung ist der Längsregler an eine Hilfsspannung angeschlossen, welche sich auf die Masse bezieht. Dabei ist es vorteilhaft, wenn die Hilfsspannung an einer Hilfsversorgung anliegt, welche in Serie zur Speisespannung angeordnet ist. Auf diese Weise wird die Speisespannung zur Versorgung des Längsreglers mitgenutzt, um für das Stellgrößensignals einen höheren Pegel als die Speisespannung zu erreichen. Ein solcher höherer Pegel ist für die Ansteuerung des Halbleiterstellelements erforderlich.In a simple embodiment, the series regulator is connected to an auxiliary voltage, which refers to the ground. It is advantageous if the auxiliary voltage applied to an auxiliary supply, which is arranged in series with the supply voltage. In this way, the supply voltage for the supply of the series regulator is shared in order to achieve a higher level than the supply voltage for the manipulated variable signal. Such a higher level is required for driving the semiconductor actuator.

Zur Bildung des Strommesssignals ist vorteilhafterweise ein Stromverstärker vorgesehen, der an die Hilfsspannung angeschlossen ist und der mit Messpunkten vor und nach einem dem Halbleiterstellelement nachgeschalteten Shuntwiderstand verbunden ist. Ein Shuntwiderstand bildet eine einfache Möglichkeit, eine genaue und reaktionsschnelle Strommessung durchzuführen, welche von äußeren Faktoren wie einer Umgebungstemperatur unabhängig ist.To form the current measuring signal, a current amplifier is advantageously provided, which is connected to the auxiliary voltage and which is connected to measuring points before and after a semiconductor resistor downstream of the shunt resistor. A shunt resistor provides an easy way to perform an accurate and responsive current measurement that is independent of external factors such as ambient temperature.

Das Halbleiterstellelement ändert seinen Durchgangswiderstand in Abhängigkeit des am Steueranschluss anliegenden Stellgrößensignals. Von Vorteil ist dabei der Einsatz einfacher Bauelemente wie gewöhnliche Bipolartransistoren, Feldeffekttransistoren (z.B. MOS-FET) oder Bipolartransistoren mit isolierter Gate-Elektrode (IGBT).The semiconductor control element changes its volume resistance as a function of the manipulated variable signal applied to the control connection. The advantage here is the use simple components such as ordinary bipolar transistors, field effect transistors (eg MOS-FET) or insulated gate bipolar transistors (IGBT).

Besonders vorteilhaft ist es, wenn mehrere Längszweige vorgesehen sind, welche an eine Speisesspannung angeschlossen sind und eine gemeinsame Hilfsspannung zur Versorgung der jeweiligen Längsregler aufweisen. Durch den gemeinsamen Bezug der Strommesssignale und Referenzsignale auf die Masse ist es nicht mehr erforderliche, jeden Längsregler mit einer eigenen Hilfsspannung zu versorgen.It is particularly advantageous if several longitudinal branches are provided, which are connected to a supply voltage and have a common auxiliary voltage for supplying the respective series regulator. By the common reference of the current measurement signals and reference signals to the ground, it is no longer necessary to provide each regulator with its own auxiliary voltage.

Ein erfindungsgemäßes Verfahren zur Regelung eines Stromes sieht vor, dass einem Längsregler ein Strommesssignal und ein Referenzsignal zugeführt werden und in Abhängigkeit der Differenz dieser beiden Signale eine Stellgröße gebildet wird, wobei der zu regelnde Strom durch eine Widerstandsänderung eines zwischen einer Speisespannung und einer Ausgangsspannung angeordneten Halbleiterstellelements beeinflusst wird. Des Weiteren beziehen sich das Referenzsignal und das Strommesssignal auf eine Masse und die Stellgröße wird mittels eines Differenzbildners in der Weise korrigiert, dass die Differenz der Speisespannung weniger der Ausgangsspannung von der Stellgröße abgezogen wird.A method according to the invention for controlling a current provides that a current measuring signal and a reference signal are fed to a series regulator and a manipulated variable is formed as a function of the difference between these two signals, wherein the current to be regulated is determined by a change in resistance of a semiconductor adjusting element arranged between a supply voltage and an output voltage being affected. Furthermore, the reference signal and the current measurement signal relate to a ground and the manipulated variable is corrected by means of a subtractor in such a way that the difference of the supply voltage less the output voltage is subtracted from the manipulated variable.

Die Bildung der korrigierten Stellgröße geschieht dabei nahezu unverzögert, wodurch auch bei schnellen Änderung der Ausgangsspannung oder Speisespannung der Regelkreis stabil gehalten wird, wenn aufgrund des Bezugs des Strommesssignals und des Referenzsignals auf die Masse eine Mitkopplung einer Leitungsimpedanz im Längszweig auftritt.The formation of the corrected manipulated variable happens almost instantaneously, whereby even with rapid change of the output voltage or supply voltage of the control loop is kept stable when due to the reference of the current measurement signal and the reference signal to the ground a positive feedback of a line impedance occurs in the longitudinal branch.

Die Erfindung wird nachfolgend in beispielhafter Weise unter Bezugnahme auf die beigefügten Figuren erläutert. Es zeigen in schematischer Darstellung:

Fig. 1
Stromregelungssystem mit einem Längsregler nach dem Stand der Technik
Fig. 2
Stromregelungssystem mit erfindungsgemäßer Stellgrößenkorrektur
Fig. 3
Stromregelungssystem mit zwei Längszweigen
The invention will now be described by way of example with reference to the accompanying drawings. In a schematic representation:
Fig. 1
Current control system with a longitudinal regulator according to the prior art
Fig. 2
Current control system with manipulated variable correction according to the invention
Fig. 3
Current control system with two longitudinal branches

Bei dem in Fig. 1 dargestellten bekannten Stromregelungssystem ist eine Gleichstromquelle DC vorgesehen, welche mit einem Anschluss an eine Masse angeschlossen ist und an deren anderem Anschluss eine Speisespannung Uin anliegt. Parallel zur Gleichstromquelle ist ein Kondensator Cin zur Spannungsglättung angeordnet.At the in Fig. 1 shown known current control system, a DC power source DC is provided, which is connected to a terminal to a ground and at the other terminal a supply voltage U in applied. Parallel to the DC power source, a capacitor Cin is arranged for voltage smoothing.

An die Speisespannung Uin ist ein Halbleiterstellelement 2 angeschlossen, wobei die Leitung zwischen der Gleichstromquelle DC und dem Halbleiterstellelement 2 eine Impedanz ZL aufweist. Das Halbleiterstellelement 2 ist beispielsweise als normal sperrender n-Kanal MOS-FET mit einem Gate-Anschluss G, einem Drain-Anschluss D und einem Source-Anschluss S ausgebildet. Der Source-Anschluss S ist dabei über eine parasitäre Diode mit dem Drain-Anschluss D verbunden. In diesem Fall ist der Drain-Anschluss an die Speisespannung Uin angeschlossen.To the supply voltage U in a semiconductor actuator 2 is connected, wherein the line between the DC power source DC and the semiconductor actuator 2 has an impedance Z L. The semiconductor actuator 2 is formed, for example, as a normally-off n-channel MOS-FET having a gate terminal G, a drain terminal D, and a source terminal S. The source terminal S is connected via a parasitic diode to the drain terminal D. In this case, the drain terminal is connected to the supply voltage U in .

Am Gate-Anschluss G liegt ein Stellgrößensignal eines Linearreglers 1 an. Der Source-Anschluss S ist mit einem Ausgang verbunden, an dem eine Ausgangsspannung Uout anliegt und an den ein Anschluss einer Last 4 angeschlossen ist. Ein zweiter Anschluss der Last 4 ist mit der Masse verbunden. Zwischen dem Source-Anschluss S und dem Ausgang ist ein Shuntwiderstand RSh zur Strommessung angeordnet.At the gate terminal G is an actuating variable signal of a linear regulator 1 at. The source terminal S is connected to an output, to which an output voltage U out is applied and to which a terminal of a load 4 is connected. A second terminal of the load 4 is connected to ground. Between the source terminal S and the output, a shunt resistor R Sh is arranged for current measurement.

Vor und nach dem Shuntwiderstand RSh sind Kontaktpunkte mit den Eingängen eines Stromverstärkers 3 verbunden. Der Stromverstärker 3 liefert an seinem Ausgang ein Strommesssignal, dass dem Längsregler 1 zugeführt ist. Versorgt werden der Stromverstärker 3 und der Längsregler 1 mittels einer Hilfsversorgung UH, welche sich auf die Ausgangsspannung Uout bezieht.Before and after the shunt resistor R Sh , contact points are connected to the inputs of a current amplifier 3. The current amplifier 3 supplies at its output a current measurement signal that is supplied to the series regulator 1. The current amplifier 3 and the series regulator 1 are supplied by means of an auxiliary supply U H , which relates to the output voltage U out .

Dem Linearregler 1 ist zudem ein Referenzsignal zur Vorgabe eines Sollstromwertes Isoll zugeführt, wobei sich dieses Referenzsignal ebenfalls auf die Ausgangsspannung Uout bezieht.The linear regulator 1 is also supplied with a reference signal for specifying a desired current value I soll , wherein this reference signal also relates to the output voltage U out .

Das Halbleiterschaltelement 2 ist im störungsfreien Betrieb selbstleitend, sodass die Ausgangsspannung Uout unter Vernachlässigung der Bauteil- und Leitungsverluste in etwa der Speisespannung Uin entspricht. Das Stellgrößensignal liegt dabei unterhalb der Schwellspannung des Halbleiterschaltelements 2.The semiconductor switching element 2 is self-conducting in trouble-free operation, so that the output voltage U out corresponds neglecting the component and line losses in about the supply voltage U in . The manipulated variable signal is below the threshold voltage of the semiconductor switching element. 2

Steigt infolge einer Störung der Strom über den vorgegebenen Stromsollwert Isoll an, beginnt der Regler zu arbeiten. Das Stellgrößensignal steigt über die Schwellspannung des Halbleiterschaltelements 2, sodass der Durchgangswiderstand vom Drain- zum Sourceanschluss des Halbleiterschaltelements 2 ansteigt. Es versteht sich von selbst, dass die maximal zulässige Dauer einer derartigen Strombegrenzung von den thermischen Gegebenheiten abhängt. Üblicherweise ist es möglich, auf diese Weise einen Strom über mehrere Sekunden hinweg auf einen vorgegebenen Sollwert zu regeln, bevor das Halbleiterschaltelement 2 Schaden nimmt.If, as a result of a fault, the current rises above the predetermined current setpoint I soll , the controller starts to work. The manipulated variable signal rises above the threshold voltage of the semiconductor switching element 2, so that the volume resistance of the drain to the source of the semiconductor switching element 2 increases. It goes without saying that the maximum permissible duration of such a current limitation depends on the thermal conditions. Usually, it is possible in this way to regulate a current over several seconds to a predetermined desired value before the semiconductor switching element 2 takes damage.

Um beispielsweise mehrere parallel angeordnete Längszweige mittels einer Hilfsspannung zu versorgen ist es wünschenswert, die Hilfsspannung sowie die einzelnen Referenz- und Strommesssignale auf eine gemeinsame Masse zu beziehen. Damit ist zwar die gewünschte Unabhängigkeit von den in der Regel unterschiedlich großen Ausgangsspannungen der einzelnen Längszweige erreicht, allerdings bewirkt eine Ausgangsspannungsänderung in einem Längszweig wegen der Leitungsimpedanz ZL eine Mitkopplung in der Regelschleife. Sinkt zum Beispiel bei einem Lastsprung die Ausgangspannung bzw. die Spannung am Source-Anschluss des entsprechenden Halbleiterbauelements ab, steigt dadurch zwangsläufig die Spannung zwischen Gate- und Source-Anschluss, weil das auf die Masse bezogene Stellwertsignal infolge der Leitungsimpedanz ZL nicht synchron zur Ausgangsspannung abfällt. Diese Mitkopplung führt zu einem instabilen Regelkreis und verursacht eine dauernde Schwingung des Stromes.In order to supply, for example, a plurality of longitudinal branches arranged in parallel by means of an auxiliary voltage, it is desirable to relate the auxiliary voltage as well as the individual reference and current measuring signals to a common ground. Thus, although the desired independence of the generally different output voltages of the individual longitudinal branches is achieved, but causes an output voltage change in a longitudinal branch because of the line impedance Z L a positive feedback in the control loop. If, for example, the output voltage or the voltage at the source terminal of the corresponding semiconductor component decreases during a load jump, the voltage between the gate and source terminal inevitably increases because the control value signal related to the ground as a result of the line impedance Z L is not synchronous with the output voltage drops. This positive feedback leads to an unstable control loop and causes a continuous oscillation of the current.

Um den Einfluss der Mitkopplung im Regelkreis auszuschalten, wird erfindungsgemäß eine Stellgrößenkorrektur vorgenommen. Eine entsprechende Anordnung ist in Fig. 2 dargestellt.In order to eliminate the influence of the positive feedback in the control loop, a manipulated variable correction is performed according to the invention. A corresponding arrangement is in Fig. 2 shown.

Die Grundschaltung besteht aus einem Längskreis, wobei eine Last 4 über ein Hilfsschalterelement 2 an eine Speisespannung Uin angeschlossen ist. Der Stromkreis schließt sich über eine Masse als gemeinsames Bezugspotenzial der Speisespannung Uin und der an der Last 4 abfallenden Ausgangsspannung Uout.The basic circuit consists of a longitudinal circuit, wherein a load 4 is connected via an auxiliary switch element 2 to a supply voltage U in . The circuit closes via a ground as a common reference potential of the supply voltage U in and the output voltage U out dropping off at the load 4.

Das Hilfsschalterelement 2 ist wie in Fig. 1 zum Beispiel als MOS-FET ausgebildet, wobei der Drain-Anschluss D mit der Speisespannung Uin und der Source-Anschluss S mit dem Ausgang, an dem die Ausgangsspannung Uout anliegt, verbunden ist. Dabei ist zwischen dem Source-Anschluss S und dem Ausgang ein Shuntwiderstand RSh angeordnet. Die Kontaktpunkte vor und nach dem Shuntwiderstand sind mit den Eingängen eines Stromverstärkers 3 verbunden. Versorgt wird der an die Masse angeschaltete Stromverstärker 3 mit einer Hilfsspannung, welche an einer zur Speisespannung in Serie angeordneten Hilfsversorgung UH anliegt. Das Strommesssignal am Ausgang des Stromverstärkers 3 bezieht sich somit ebenso wie die Hilfsspannung auf die Masse als gemeinsames Bezugspotenzial der Speisespannung Uin und der an der Last 4 abfallenden Ausgangsspannung Uout.The auxiliary switch element 2 is as in Fig. 1 formed for example as a MOS-FET, wherein the drain terminal D with the supply voltage U in and the source terminal S to the output at which the output voltage U out is applied, is connected. In this case, a shunt resistor R Sh is arranged between the source terminal S and the output. The contact points before and after the shunt resistor are connected to the inputs of a current amplifier 3. The current amplifier 3 which is connected to the ground is supplied with an auxiliary voltage which is applied to an auxiliary supply U H arranged in series with the supply voltage. The current measurement signal at the output of the current amplifier 3 thus relates, like the auxiliary voltage, to the ground as the common reference potential of the supply voltage U in and the output voltage U out dropping off at the load 4.

Einem Längsregler 1, der wie der Stormverstärker 3 mit der Hilfsspannung versorgt wird, sind eingangsseitig das Strommesssignal und ein Referenzsignal zugeführt. Das Referenzsignal bezieht sich ebenso wie das Strommesssignal auf die Masse und gibt den Sollstromwert Isoll vor.A series regulator 1, which is supplied with the auxiliary voltage as the current amplifier 3, the current measurement signal and a reference signal are supplied on the input side. The reference signal as well as the current measurement signal refers to the ground and specifies the target current value I soll .

Am Ausgang des Längsreglers 1 liegt somit ein auf die Masse bezogenes Stellgrößensignal u an, welches einem Differenzbildner 5 zugeführt ist. Der Differenzbildner 5 ist zudem mit der Speisespannung Uin und der Ausgangsspannung Uout verbunden und erzeugt ein korrigiertes Stellgrößensignal u' gemäß folgender Beziehung: uʹ = u - U in - U out

Figure imgb0001
At the output of the series regulator 1 is thus related to the mass manipulated variable signal u, which is fed to a subtractor 5. The subtractor 5 is also connected to the supply voltage U in and the output voltage U out and generates a corrected manipulated variable signal u 'according to the following relationship: u ' = u - U in - U out
Figure imgb0001

Erfindungsgemäß ist der Gate-Anschluss G des Halbleiterstellelements 2 mit diesem korrigierten Stellgrößensignal u' beaufschlagt.According to the invention, the gate terminal G of the semiconductor actuating element 2 is acted upon by this corrected manipulated variable signal u '.

Der Differenzbildner 5 ist günstigerweise als einfache analoge Schaltung aufgebaut, sodass eine nahezu verzögerungsfreie Korrektur des Stellgrößensignals u erfolgt, sobald eine Änderung der Ausgangsspannung Uout oder der Speisespannung Uin auftritt. In jedem Fall erfolgt die Korrektur um ein Vielfaches schneller als eine Anpassung des Stellgrößensignals u durch den Längsregler 1.The subtractor 5 is conveniently constructed as a simple analog circuit, so that a virtually delay-free correction of the manipulated variable signal u takes place as soon as a change in the output voltage U out or the supply voltage U in occurs. In any case, the correction is much faster than an adjustment of the manipulated variable signal u by the series regulator. 1

Die Mitkopplung der Impedanz ZL wird also durch die sofortige Korrektur des Stellgrößensignals u vermieden. Die Korrektur entspricht dabei der durch die Impedanz ZL hervorgerufenen Differenz der Speisespannung Uin weniger der Ausgangsspannung Uout, wodurch die Spannung zwischen Gate- und Source-Anschluss des Halbleiterstellelements 2 im Wesentlichen unverändert bleibt, bis der Längsregler 1 ein verändertes Stellgrößensignal u vorgibt. Der Regelkreis ist somit stabil und es kommt zu keinem Schwingen des Stromes.The positive feedback of the impedance Z L is thus avoided by the immediate correction of the manipulated variable signal u. The correction corresponds to the induced by the impedance Z L difference of the supply voltage U in less of the output voltage U out , whereby the voltage between the gate and source terminal of the semiconductor actuator 2 remains substantially unchanged until the series regulator 1 sets a changed manipulated variable signal u. The control loop is thus stable and there is no swinging of the current.

In Fig. 3 sind zwei Längszweige mit unterschiedlichen Ausgangsspannungen U1out, U2out dargestellt. Die Längskreise werden von einer gemeinsamen Speisespannung Uin versorgt, zu welcher eine Hilfsversorgung UH in Reihe geschaltet ist. Jeder Längskreis umfasst ein eigenes Halbleiterstellelement 21 bzw. 22, welches den Strom im Falle eines Kurzschlusses der jeweils angeschlossenen Last 41 bzw. 42 oder im Falle einer kurzzeitigen Überlast auf einen vorgegebenen Stromsollwert I1soll bzw. I2soll begrenzt. Zur Strommessung umfasst jeder Längszweig einen eigenen Shutwiderstand R1Sh bzw. R2Sh.In Fig. 3 are two longitudinal branches with different output voltages U 1out , U 2out shown. The longitudinal circuits are supplied by a common supply voltage U in , to which an auxiliary supply U H is connected in series. Each longitudinal circuit comprises its own semiconductor control element 2 1 or 2 2 , which limits the current in the event of a short circuit of each connected load 4 1 or 4 2 or in the case of a short-term overload to a predetermined current setpoint I 1soll or I 2soll . For current measurement, each longitudinal branch comprises its own shut-off resistor R 1Sh or R 2Sh .

Gesteuert wird jedes Halbleiterstellelement 21 bzw. 22 mittels eines korrigierten Stellgrößensignals u1' bzw. u2', welches am Ausgang eines jeweiligen Differenzbildners 51 bzw. 52 anliegt. Der jeweilige Differenzbildner 51 bzw. 52 korrigiert das vom jeweiligen Längsregler 11 bzw. 12 vorgegebene Stellgrößensignal u1 bzw. u2 entsprechend der jeweiligen im Längszweig auftretenden Impedanz Z1L bzw. Z2L.Each semiconductor control element 2 1 or 2 2 is controlled by means of a corrected manipulated variable signal u 1 'or u 2 ', which is present at the output of a respective subtractor 5 1 or 5 2 . The respective difference former 5 1 and 5 2 corrects the respective series regulator 1 1 and 1 2 predetermined manipulated variable signal u 1 and u 2 corresponding to the respective occurring in the series branch impedance Z 1L and Z 2L.

Infolge dessen, dass alle Strommesssignale, Referenzsignale und Stellwertsignale u1, u2 auf eine gemeinsame Masse bezogen sind, wird bei mehreren parallel geschalteten Längszweigen nur mehr eine einzigen Hilfsspannung benötigt, an die alle Längsregler 11, 12 und Stromverstärker 31, 32 angeschlossen sind. Dabei versteht es sich von selbst, dass auf diese Weise mehr als die zwei in Fig. 3 dargestellten Längszweige parallel geschaltet werden können.As a result of the fact that all current measurement signals, reference signals and manipulated value signals u 1 , u 2 are based on a common ground, only a single auxiliary voltage is required with several longitudinal branches connected in parallel, to which all series regulators 1 1 , 1 2 and current amplifiers 3 1 , 3 2 are connected. It goes without saying that in this way more than the two in Fig. 3 shown longitudinal branches can be connected in parallel.

Claims (7)

  1. Current control system which comprises at least one linear branch with a linear regulator (1, 11, 12) for forming a control variable signal (u, u1, u2), with the linear regulator (1, 11, 12) being linked to a semiconductor control element (2, 21, 22), which is connected to a feed voltage (Uin) related to a ground and at which an output voltage (Uout U1out, U2out) related to ground is present on an output side and with a reference signal supplied to the linear regulator (1, 11, 12), a current measurement signal and the control variable signal (u, u1, u2) relate to the ground, characterized in that the control variable signal (u, u1, u2) is supplied to a differentiator (5, 51, 52), which deducts from the control variable signal (1, 11, 12) the difference of the feed voltage (Uin) less the output voltage (Uout, U1out, U2out) and the output signal of the differentiator (5, 51, 52) formed in this way is supplied to the semiconductor control element (2, 21, 22) as the corrected control variable signal (u', u1,' u2').
  2. Current control system according to claim 1, characterized in that the linear regulator (1, 11, 12) is connected to an auxiliary voltage, which is related to the ground.
  3. Current control system according to claim 2, characterized in that the auxiliary voltage is present at an auxiliary supply (UH) which is arranged in series with the feed voltage (Uin).
  4. Current control system according to one of claims 1 to 3, characterized in that, for forming the current measurement signal, a current amplifier (3, 31, 32) is provided, which is connected to the auxiliary voltage and is linked to measurement points before and after a shunt resistor (Rsh, R1sh, R2sh) connected downstream from the semiconductor control element (2, 21, 22).
  5. Current control system according to one of claims 1 to 4, characterized in that a bipolar transistor, a field effect transistor or a bipolar transistor with isolated gate electrode is provided as the semiconductor control element (2, 21, 22).
  6. Current control system according to one of claims 2 to 5, characterized in that a number of linear branches are provided, which are connected to a feed voltage (Uin) and have a common auxiliary voltage for supplying the respective linear regulator (11, 12).
  7. Method for controlling a current, in which a linear regulator (1, 11, 12) is supplied with a current measurement signal and a reference signal and a control variable is formed as a function of the difference of these two signals, with the current to be controlled being influenced by a change in the resistance of a semiconductor control element (2, 21, 22) arranged between a feed voltage (Uin) and an output voltage (Uout, U1out, U2out) and with the reference signal and the current measurement signal being related to ground, characterized in that the control variable is corrected by a differentiator (5, 51, 52) such that the difference of the feed voltage (Uin) less the output voltage (Uout, U1out, U2out) is deducted from the control variable.
EP20090779877 2008-09-24 2009-06-23 Current control system and method for controlling a current Active EP2327002B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
ATA1486/2008A AT507323B1 (en) 2008-09-24 2008-09-24 CURRENT CONTROL SYSTEM AND METHOD FOR CONTROLLING A CURRENT
PCT/EP2009/057749 WO2010034532A1 (en) 2008-09-24 2009-06-23 Current control system and method for controlling a current

Publications (2)

Publication Number Publication Date
EP2327002A1 EP2327002A1 (en) 2011-06-01
EP2327002B1 true EP2327002B1 (en) 2012-10-03

Family

ID=41012000

Family Applications (1)

Application Number Title Priority Date Filing Date
EP20090779877 Active EP2327002B1 (en) 2008-09-24 2009-06-23 Current control system and method for controlling a current

Country Status (6)

Country Link
US (1) US8564264B2 (en)
EP (1) EP2327002B1 (en)
CN (1) CN102165388B (en)
AT (1) AT507323B1 (en)
RU (1) RU2491605C2 (en)
WO (1) WO2010034532A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7300885B2 (en) * 2019-04-26 2023-06-30 ローム株式会社 Linear regulators and semiconductor integrated circuits

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3341345A1 (en) 1983-11-15 1985-05-23 SGS-ATES Deutschland Halbleiter-Bauelemente GmbH, 8018 Grafing VOLTAGE REGULATOR
SU1529190A1 (en) * 1986-05-05 1989-12-15 Ставропольский политехнический институт Voltage automatic control device
JPH0830340A (en) * 1994-07-14 1996-02-02 New Eraa:Kk Dc/dc converter
US5734259A (en) * 1995-09-29 1998-03-31 Cherry Semiconductor Corporation Balanced delta current method for current control in a hysteretic power supply
US5929617A (en) * 1998-03-03 1999-07-27 Analog Devices, Inc. LDO regulator dropout drive reduction circuit and method
JP2001078439A (en) * 1999-09-06 2001-03-23 Murata Mfg Co Ltd Switching power supply device
US6177783B1 (en) * 1999-09-13 2001-01-23 Adc Telecommunications, Inc. Current balancing for voltage regulator having inputs from multiple power supplies
JP3666383B2 (en) * 2000-11-13 2005-06-29 株式会社デンソー Voltage regulator
JP3637876B2 (en) * 2001-04-05 2005-04-13 トヨタ自動車株式会社 Control device for DC-DC converter
AT410867B (en) * 2001-04-06 2003-08-25 Siemens Ag Oesterreich POWER SUPPLY WITH SHUT-OFF PROTECTION
US7486058B2 (en) 2005-05-25 2009-02-03 Thomas Szepesi Circuit and method combining a switching regulator with one or more low-drop-out linear voltage regulators for improved efficiency
CN1912791A (en) * 2005-08-12 2007-02-14 圆创科技股份有限公司 Voltage regulator capable of preventing over-voltage at flash loading change
JP5022668B2 (en) * 2006-10-25 2012-09-12 オンセミコンダクター・トレーディング・リミテッド DC / DC converter

Also Published As

Publication number Publication date
AT507323B1 (en) 2012-05-15
WO2010034532A1 (en) 2010-04-01
RU2011116170A (en) 2012-10-27
AT507323A1 (en) 2010-04-15
US8564264B2 (en) 2013-10-22
US20110175447A1 (en) 2011-07-21
CN102165388A (en) 2011-08-24
RU2491605C2 (en) 2013-08-27
EP2327002A1 (en) 2011-06-01
CN102165388B (en) 2014-01-08

Similar Documents

Publication Publication Date Title
EP2524419A2 (en) Redundant module with symmetrical current paths
DE2812156C2 (en) Device for controlling the position of an element of an internal combustion engine which influences a fuel-air mixture
DE102017212354B4 (en) Low impedance load switch with output current control
DE102017205957B4 (en) CIRCUIT AND METHOD FOR QUICK CURRENT CONTROL IN VOLTAGE REGULATORS
DE102019201195B3 (en) Feedback scheme for stable LDO controller operation
EP0664613A2 (en) Method and device for balancing the load on power semiconductor modules connected in parallel
DE10250229B4 (en) Power control for high frequency amplifiers
EP0342693B1 (en) DC power supply system with a plurality of DC sources
DE1093886B (en) Electronic voltage regulator
EP2327002B1 (en) Current control system and method for controlling a current
DE102014216551B4 (en) Method and device for dead time control in switched-mode power supplies
EP2831990A2 (en) Control method for a power supply system
DE102013219173B4 (en) Power supply for electrical focusing of electron beams
DE3932399C1 (en) Operating series length regulating loop - switching in adjuster again during delay time if current falls again below threshold value
DE102018116669B4 (en) Method for operating a low-drop voltage regulator without backup capacitor with a large voltage range
DE102005045530B4 (en) Method for voltage regulation of a semiconductor circuit and corresponding voltage regulation device and semiconductor circuit
DE202005019801U1 (en) Power supply circuit with the function of protection against a triggered by a leakage current response
DE102018116667B4 (en) Back-up capacitor-free low-drop voltage regulator with a large voltage range with a DIMOS and an NMOS transistor as load transistor and voltage regulator system
DE2327308C3 (en) Circuit arrangement for generating a stabilized DC voltage
DE4106915C2 (en)
EP3688853B1 (en) Electronic circuit breaker and method for operating same
DE2456856C3 (en) Circuit arrangement for limiting the load current in a DC power supply device
DE970179C (en) Circuit for reducing or eliminating the static control error in pipe fine regulators
WO2024009230A1 (en) Method and circuit for current control
DE102010022310B4 (en) Current source arrangement, circuit arrangement with the current source arrangement and method for operating such

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20110128

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA RS

DAX Request for extension of the european patent (deleted)
GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 578247

Country of ref document: AT

Kind code of ref document: T

Effective date: 20121015

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: LANGUAGE OF EP DOCUMENT: GERMAN

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 502009004989

Country of ref document: DE

Effective date: 20121129

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20121003

RAP2 Party data changed (patent owner data changed or rights of a patent transferred)

Owner name: SIEMENS AKTIENGESELLSCHAFT

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130103

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130203

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130114

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130104

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130204

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130103

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

26N No opposition filed

Effective date: 20130704

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 502009004989

Country of ref document: DE

Effective date: 20130704

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

BERE Be: lapsed

Owner name: SIEMENS A.G.

Effective date: 20130630

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20130623

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20140228

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130630

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130623

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130630

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130630

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130623

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130623

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130701

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130623

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121003

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20090623

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: AT

Payment date: 20220509

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20230818

Year of fee payment: 15

REG Reference to a national code

Ref country code: AT

Ref legal event code: MM01

Ref document number: 578247

Country of ref document: AT

Kind code of ref document: T

Effective date: 20230623