EP2249572A1 - Verfahren und vorrichtung für dynamische bildkodierung/-dekodierung - Google Patents

Verfahren und vorrichtung für dynamische bildkodierung/-dekodierung Download PDF

Info

Publication number
EP2249572A1
EP2249572A1 EP08873121A EP08873121A EP2249572A1 EP 2249572 A1 EP2249572 A1 EP 2249572A1 EP 08873121 A EP08873121 A EP 08873121A EP 08873121 A EP08873121 A EP 08873121A EP 2249572 A1 EP2249572 A1 EP 2249572A1
Authority
EP
European Patent Office
Prior art keywords
image
filter
information
decoded image
restored
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP08873121A
Other languages
English (en)
French (fr)
Other versions
EP2249572A4 (de
Inventor
Naofumi Wada
Takeshi Chujoh
Akiyuki Tanizawa
Goki Yasuda
Takashi Watanabe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Publication of EP2249572A1 publication Critical patent/EP2249572A1/de
Publication of EP2249572A4 publication Critical patent/EP2249572A4/de
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/85—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using pre-processing or post-processing specially adapted for video compression
    • H04N19/86—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using pre-processing or post-processing specially adapted for video compression involving reduction of coding artifacts, e.g. of blockiness
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
    • H04N19/102—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or selection affected or controlled by the adaptive coding
    • H04N19/117—Filters, e.g. for pre-processing or post-processing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
    • H04N19/169—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding
    • H04N19/17—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding the unit being an image region, e.g. an object
    • H04N19/176—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding the unit being an image region, e.g. an object the region being a block, e.g. a macroblock
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/46—Embedding additional information in the video signal during the compression process
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
    • H04N19/503—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving temporal prediction
    • H04N19/51—Motion estimation or motion compensation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
    • H04N19/61—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/80—Details of filtering operations specially adapted for video compression, e.g. for pixel interpolation
    • H04N19/82—Details of filtering operations specially adapted for video compression, e.g. for pixel interpolation involving filtering within a prediction loop

Definitions

  • the present invention relates to a video encoding/decoding method and apparatus, in particular, •a video encoding/decoding method and apparatus configured so that an effect of making picture quality improve is obtained, by setting and sending filter coefficient information of a loop filter on an encoding side and using it on a decoding side.
  • a deblocking filter described in G.Bjontegaard "Deblocking filter for 4x4 based coding, ITU-T Q.15/SG16 VCEG document,Q15-J-27, May 2000 (Referring to as “Deblocking filter for 4x4 based coding” hereinafter) allows to make the block distortion inconspicuous visually and provide a subjectively good image by applying a lowpass filter to a block boundary.
  • FIG. 34 A block diagram of an encoding/decoding apparatus provided with a deblocking filter in "Deblocking filter for 4x4 based coding” is shown in FIG. 34 .
  • the deblocking filter is referred to as a loop filter as it is used in a loop of the encoding and decoding apparatus like a deblocking filter processor 901 of FIG. 34 .
  • a loop filter By using the loop filter, block distortion of a reference image used for prediction can be reduced. Encoding efficiency is improved in the highly compressed bit rate band in which block distortion is easy to occur particularly.
  • the deblocking filter is for processing to reduce degradation occurring due to visual representation by gradating the block border. Error with respect to an input image is not always reduced. Conversely, a small texture may be lost, and picture quality may fall. Further, there is a problem that picture quality degradation occurring due to the filter has an effect to prediction image because a filtered image is used for prediction of an image to be encoded next as a reference image.
  • JP-A 2001 275110 provides a video decoding method of changing use of a deblocking filter or use of a post filter dynamically.
  • a block diagram of an encoding/decoding apparatus for changing loop filtering and post filtering as described in JP-A 2001-275110 (KOKAI) is shown in FIG. 35 .
  • a deblocking filter processor 902 provided in the video decoding apparatus of FIG. 35 generates a decoded image subjected to deblocking filtering and output it as an output image.
  • an encoding parameter extractor 904 extracts a quantization parameter from encoded data, and a switch 903 controls whether the filtered image is used as a reference image, based on a value of the quantization parameter.
  • the switch 903 can be controlled in operation so that the deblocking filter is used as a loop filter in the high compression bit rate band in which an effect of the deblocking filtering is high, and the deblocking filter is used as a post filter in the low compression bit rate band.
  • JP-A 2001-275110 since the similar processing is not carried out on the encoding side, there is a problem that mismatch occurs on the encoding side and the decoding side. Further, because it is not an object for improving picture quality of a reference image on the encoding side, an effect improving an encoding efficiency cannot be obtained.
  • the post-filter setting adjuster 905 provided on the video encoding apparatus of FIG. 36 sets given filter coefficient information and outputs filter coefficient information 90.
  • the filter coefficient information 90 is encoded, decoded on the decoding side, and subjected to post-filtering by using the post filter processor 906 provided on the video decoding apparatus.
  • the video encoding/decoding manner in "Post-filter SEI message for 4:4:4 coding” makes it possible to improve picture quality of the output image to which the post filter is applied to on the decoding side, by setting filter coefficient information on the encoding side so that an error between the decoded image and the input image reduces.
  • the method of "Post-filter SEI message for 4:4:4 coding” is not for using an image improved in picture quality as a reference and cannot provide an effect improving an encoding efficiency on the encoding side.
  • Deblocking filter for 4x4 based coding is not always for improving picture quality and has a problem of propagating picture quality degradation occurring due to the filter to a prediction image.
  • JP-A 2001-275110 is for changing loop filtering and post filtering only on the decoding side and has a problem of causing mismatch between the encoding side and the decoding side.
  • Post-filter SEI message for 4:4:4 coding is for processing of improving picture quality of an image to output on the decoding side, and cannot provide an effect of improving an encoding efficiency by improving picture quality of a reference image to be used for prediction.
  • the present invention provides a video encoding/decoding method and apparatus for encoding filter coefficient information set on an encoding side and decoding the filter coefficient information on a decoding side, which make it possible to improve an encoding efficiency by changing loop filter processing by similar processing on the encoding side and the decoding side, and by improving picture quality of a reference image to be used for prediction while suppressing the spread of picture quality degradation.
  • One aspect of the invention provides a video encoding method for using an encoded image as a reference image for prediction of an image to be encoded next, comprising applying a filter to a local decoded image of an encoded image to generate a restored image, setting filter coefficient information of the filter, encoding the filter coefficient information, encoding specific information indicating the local decoded image used as a reference image or the restored image, and storing either the local decoded image or the restored image as a reference image in a memory based on the specific information.
  • Another aspect of the present invention provides a video decoding method for using a decoded image as a reference image for prediction of an image to be decoded next, comprising applying a filter to the decoded image to generate a restored image, decoding filter coefficient information of the filter, decoding specific information indicating the decoded image used as a reference image or the restored image, and storing the decoded image or the restored image as a reference image in a memory based on the specific information.
  • FIG. 1 A video encoding apparatus concerning the first embodiment is explained referring to FIG. 1 . Components of FIG. 1 are described respectively, hereinafter.
  • a video encoding apparatus 1000 shown in FIG. 1 comprises a prediction signal generator 101, a subtracter 102, a transform/quantization module 103, an entropy encoder 104, an inverse transform/dequantization module 105, an adder 106, a loop filter processor 107, a reference image buffer 108, and is controlled by an encoding controller 109.
  • the prediction signal generator 101 receives an encoded reference image signal 19 stored in the buffer 108 and carries out given prediction processing to output a prediction image signal 11.
  • the prediction processing may use, for example, temporal prediction by motion prediction/motion compensation or special prediction from an encoded pixel in a frame.
  • the subtracter 102 calculates a difference between an acquired input image signal 10 and the prediction image signal 11 to output a prediction error image signal 12.
  • the transform/quantization module 103 acquires at first the prediction error image signal and performs transform processing.
  • the transform/quantization module 103 performs orthogonal transform on the prediction error image signal 12 using, for example, DCT (discrete cosine transform) to generate a transform coefficient.
  • the transform coefficient may be generated by using techniques such as wavelet transform or independent component analysis.
  • the transform/quantization module 103 performs quantization on the generated transform coefficient based on a quantization parameter set to the encoding controller 109 described below, and outputs a quantized transform coefficient 13.
  • the quantized transform coefficient 13 is input to the inverse transform/dequantization module 105 at the same time as it is input to the entropy encoder 104.
  • the inverse transform/dequantization module 105 dequantizes the quantized transform coefficient according to a quantization parameter set at the encoding controller 109 and subjects the obtained transform coefficients to inverse transform (for example, inverse discrete cosine transform) and outputs a prediction error image signal 15.
  • the adder 106 adds the prediction error image signal 15 acquired from the inverse transform/dequantization module 105 and the prediction image signal 11 generated with the prediction signal generator 101 and output a local decoded image signal 16.
  • the loop filter processor 107 acquires a local decoded image signal 16 and an input image signal 10, and outputs a reference image signal 19, filter coefficient information 17, and specific information indicating that a local decoded image or a restored image is used as a reference image, concretely switching information 18 for switching between the local decoded image and the restored image. Detailed description on the loop filter processor 107 will be described below.
  • the reference image buffer 108 temporally stores the reference image signal 19 acquired from the loop filter processor 107.
  • the reference image signal 19 stored in the reference image buffer 108 is referred to in generating the prediction image signal 11 with the prediction signal generator 101.
  • the entropy encoder 104 receives the filter coefficient information 17 and the switching information 18 as well as quantized transform coefficient 13, and further other encoding parameters such as prediction mode information, block size switching information, a motion vector, and a quantization parameter, and subjects them to entropy coding (for example, Huffman encoding or arithmetic coding) to output encoded data 14.
  • the encoding controller 109 performs a feedback control of the number of encoded bits, a quantization control, and a mode control, in other words, controls the whole of encoding.
  • loop filter processor 107 of the video encoding apparatus concerning the first embodiment will be described in detail in conjunction with FIGS. 2 and 3 . Components of FIGS. 2 and 3 are described hereinafter.
  • the loop filter processor 107 shown in FIG. 2 comprises a filter setting adjuster 110, a switching filter processor 111, and a switching information generator 112. Further, the switching filter processor 111 comprises a filter processor 113 and a loop filter switch module 114 as shown in FIG. 3 .
  • the switch SW of FIG. 3 switches between a terminal A and a terminal B.
  • the filter setting module 110 receives the local decoded image signal 16 and the input image signal 10, and sets given filter coefficient information 17. A method for setting the filter coefficient information 17 will be described hereinafter.
  • the filter coefficient information 17 set is input to the switching filter processor 111 described below and the entropy encoder 104.
  • the switching filter processor 111 comprises a filter processor 113 and a loop filter switch module 114 inside it. It receives the local decoded image 16, the filter coefficient information 17 and the switching information 18 and outputs the reference image signal 19.
  • the switching information generator 112 receives the input image signal 10 and the reference image signal 19 from the switching filter processor 111, and generates the switching information 18 according to a given switching determination method.
  • the generated switching information 18 is input to the switching filter processor 111 and the entropy encoder 104. The switching determination method will be described hereinafter.
  • the filter processor 113 receives the local decoded image signal 16 and the filter coefficient information 17, and performs filter processing on the local decoded image signal 16 according to the filter coefficient information 17 to generate a restored image signal 20.
  • the generated restored image signal 20 is input to the loop filter switch module 114 described below.
  • the loop filter switch module 114 receives the switching information 18, and switches between the terminal A and the terminal B with the inner switch SW according to the switching information 18 to output the local decoded image signal 16 or the restored image signal 20 as the reference image signal 19.
  • the above is configuration of the video encoding apparatus concerning the first embodiment.
  • FIG. 4 is a flowchart illustrating an operation of the loop filter of the video encoding apparatus 1000 concerning the first embodiment.
  • the subtracter 102 subtracts the prediction image signal 11 generated with the prediction signal generator 101 from the input image signal 10 and generates a prediction error image signal 12.
  • the generated prediction error image signal 12 is transformed and quantized with the transform/quantization module 103, output as a quantized transform coefficient 13, and encoded with the entropy encoder 104.
  • the quantized transform coefficient 13 is inverse-transformed and dequantized with the inverse transform/dequantization module 105 inside the video encoding apparatus 1000 and output as prediction error image signal 15.
  • the prediction error image signal 15 is added to the prediction image signal 11 output from the prediction signal generator 101 with the adder 106, whereby a local decoded image signal 16 is generated.
  • the above serial processing is conventional encoding processing in the video encoding as referred to as so-called hybrid coding performing prediction processing and transform processing.
  • the filter setting module 110 inside the loop filter processor 107 of FIG. 2 receives the local decoded image signal 16 and the input image signal 10, and sets the filter coefficient information 17 (step S1100).
  • the filter setting module 110 uses a two-dimensional Wienerfilter used for image restoration conventionally, designs a filter coefficient so that a mean square error of an image obtained by filtering the local decoded image signal 16 and the input image signal 10 becomes minimum, and sets a value indicating the designed filter coefficient and a filter size as the filter coefficient information 17.
  • the filter setting module 110 outputs the set filter coefficient information 17 to the filter processor 113 of FIG. 3 and the entropy encoder 104.
  • the switching filter processor 111 of FIG. 2 receives the local decoded image signal 16, the filter coefficient information 17 and the switching information 18, and outputs the local decoded image signal 16 or the restored image signal 20 generated with the filter processor 113 as the reference image signal 19 based on the switching information 18 (steps S1101 to S1109).
  • the switching information generator 112 performs switching determination processing and outputs the switching information 18 for determining which of the local decoded image signal 16 or the restored image signal 20 is used as the reference image signal 19.
  • the inner switch SW of the loop filter switch module 114 is switched based on the generated switching information 18 to output the reference image signal 19. Detailed description of operations from the step S1101 to the step S1109 in the loop filter processor 107 is described hereinafter.
  • the switch SW of the loop filter switch module 114 of FIG. 3 is connected to the terminal A to input the local decoded image signal 16 to the switching information generator 112 as the reference image signal 19 (step S1101).
  • the switch SW is connected to the terminal B to input the restored image signal 20 to the switching information generator 112 as the reference image signal 19 (step S1102).
  • the filter processor 113 performs filter processing on the local decoded image signal 16 based on the filter coefficient information 17 to produce a restored image signal 20.
  • the switching information generator 112 of FIG. 2 calculates a residual square-sum SSD A of the local decoded image signal 16 and the input image signal 10 and a residual square-sum SSD B of the restored image signal 20 and the input image signal 10 (step S1103).
  • step S1104 the following switching determination processing is done based on SSD A and SSD B (step S1104). If SSD A is not more than SSD B , 0 is set to loop_filter_flag which is the switching information 18 (step S1105). Conversely if SSD A is more than SSD B , 1 is set to loop_filter_flag (step S1106).
  • An example of the reference image when the switching determination processing is done in units of a macroblock obtained by partitioning the image in units of 16x16 pixels is shown in FIG. 33 . If the local region is assumed to be a macroblock, N of [equation 2] is 256, and the switching information 18 are output in units of a macroblock.
  • the switching determination processing may determine the image signal in units of a frame, a slice or a block having a size different from the macroblock. In that case, the switching information 18 is output in a unit corresponding to a determination result.
  • the loop filter switch module 114 of FIG. 3 receives loop_filter_flag which is the generated switching information 18 and switches the inner switch SW based on the value of loop_filter_flag (step S1107).
  • loop_filter_flag is 0, the loop filter switch module 114 connects the switch SW to the terminal A, whereby the local decoded image signal 16 is temporally stored in the reference image buffer 108 as the reference image signal 19 (step S1108).
  • loop_filter_flag is 1
  • the loop filter switch module 114 connects the switch SW to the terminal B, whereby the restored image signal 20 is temporally stored in the reference image buffer 108 as the reference image signal 19 (step S1109).
  • step S1101 to step S1109 in the loop filter processor 107.
  • the filter coefficient information 17 generated with the filter setting module 110 and the switching information 18 generated with the switching information generator 112 are encoded with the entropy encoder 104, and multiplexed to a bit stream along with quantized transform coefficient 13, prediction mode information, block size switching information, a motion vector, quantization parameter, etc., and then transmitted to a video decoding apparatus to be described below (step S1110).
  • a syntax is formed mainly from three parts, and the high level syntax (1900) contains syntax information of a higher layer higher than a slice.
  • a slice level syntax (1903) recites information which is necessary for every slice and a macroblock level syntax (1907) recites transform coefficient data, prediction mode information and a motion vector which are needed for every macroblock.
  • Each syntax comprises further detailed syntaxes.
  • a high level syntax (1900) is configured with a sequence level syntax and a picture level syntax such as a sequence parameter set syntax (1901) and a picture parameter set syntax (1902), etc.
  • the slice level syntax (1903) comprises a slice header syntax (1904), a slice data syntax (1905), a loop filter data syntax (1906), etc.
  • a macroblock level syntax (1907) comprises a macroblock layer syntax (1908), a macroblock prediction syntax (1909), etc.
  • the loop filter data syntax (1906) recites filter coefficient information 17 which is a parameter on the loop filter of the present embodiment and the switching information 18 as shown in FIG. 32(a) .
  • the filter_coeff [cy] [cx] filter of FIG. 32(a) that is the filter coefficient information 17 is a coefficient of a two-dimensional filter
  • filter_size_y and filter_size_x are values for determining the filter size.
  • the value indicating the filter size is recited in the syntax, but a predetermined fixed value may be used without reciting it in the syntax as another embodiment. However, when the filter size is set to a fixed value, it should be noted that the video encoding apparatus 1000 and a video decoding apparatus 2000 to be described below must use the same value.
  • loop_filter_flag of FIG. 32(a) is the switching information 18, and loop_filter_flag of the number of macroblocks (NumOfMacroblock) which is a total of macroblocks in a slice are transferred.
  • FIG. 5 Components of FIG. 5 are described respectively hereinafter.
  • a video decoding apparatus 2000 shown in FIG. 5 comprises an entropy decoder 201, an inverse transform/dequantization module 202, a prediction signal generator 203, an adder 204, a switching filter processor 205, a reference image buffer 206, and is controlled with a decoding controller 207.
  • the entropy decoder 201 decodes a code string of each syntax of encoded data 14 with respect to each of the high level syntax, slice level syntax and macroblock level syntax according to the syntax structure shown in FIG. 31 , and reconstructs the quantized transform coefficient 13, filter coefficient information 17 and switching information 18.
  • the inverse transform/dequantization module 202 receives the quantized transform coefficient 13, and subjects it to dequantization and inverse orthogonal transform (for example, inverse discrete cosine transform) to output prediction error image signal 15.
  • dequantization and inverse orthogonal transform for example, inverse discrete cosine transform
  • the inverse orthogonal transform is explained here. However, when wavelet transform is done in the video encoding apparatus 1000, the inverse transform/dequantization module 202 executes corresponding inverse quantization and inverse wavelet transform.
  • the prediction signal generator 203 acquires a decoded reference image signal 19 stored in the reference image buffer 206, and carries out given prediction processing to output a prediction image signal 11.
  • the prediction processing may use, for example, temporal prediction by motion compensation or special prediction from the decoded pixel in a frame. However, it should be noted that prediction processing similar to the video encoding apparatus 1000 is executed.
  • the adder 204 adds the acquired prediction error image signal 15 and the prediction image signal 11 to produce a decoded image signal 21.
  • the switching filter processor 205 receives the decoded image signal 21, filter coefficient information 17 and switching information 18, and outputs a reference image signal 19.
  • the switching filter processor 205 is described in detail below.
  • the reference image buffer 206 temporally stores the reference image signal 19 acquired from the switching filter processor 205.
  • the reference image signal 19 stored in the reference image buffer 206 is referred to when the prediction image signal 11 is generated with the prediction signal generator 203.
  • the decoding controller 207 performs control of decoding timing and controls the whole decoding.
  • the switching filter processor 205 of the video decoding apparatus concerning the first embodiment is described in detail referring to FIG. 6 . Components of FIG. 6 are described respectively hereinafter.
  • the switching filter processor 205A shown in FIG. 6 has a filter processor 208 and a loop filter switch module 209.
  • the switch SW switches between the terminal A and the terminal B.
  • the filter processor 208 receives a decoded image signal 21 and filter coefficient information 17 reconstructed with the entropy decoder 201, and filters the decoded image signal 21 according to the filter coefficient information 17 to generate a restored image signal 20.
  • the generated restored image 20 is input to a loop filter switch module 209 described below, and output as an output image signal 22 at the timing that the decoding controller 207 manages.
  • the loop filter switch module 209 receives switching information 18 reconstructed with the entropy decoder 201 and switches between the terminal A and the terminal B by the inner switch SW according to the switching information 18 to output the decoded image signal 21 or the restored image signal 20 as the reference image signal 19.
  • the above is configuration of the video decoding apparatus concerning the first embodiment.
  • FIG. 7 is a flowchart illustrating an operation of the loop filter of the video decoding apparatus 2000 concerning the first embodiment.
  • the entropy decoder 201 decodes prediction mode information, block size switching information, a motion vector, quantization parameter, etc. as well as the transform coefficient 13, filter coefficient information 17 and switching information 18 according to the syntax structure of FIG. 31 .
  • the transform coefficient 13 decoded with the entropy decoder 201 is input to the inverse transform/dequantization module 202, and is dequantized according to the quantization parameter set with the decoding controller 207.
  • the dequantized transform coefficient is subjected to inverse orthogonal transform (for example, discrete cosine transform), whereby a prediction error image signal 15 is reconstructed.
  • the prediction error image signal 15 is added to the prediction image signal 11 output from the prediction signal generator 203 with the adder 204, whereby the decoded image signal 21 is generated.
  • a series of processing described above is conventional decoding processing of the video encoding as referred to as so-called hybrid encoding which performs prediction processing and transform processing.
  • the entropy decoder 201 performs entropy-decoding on the filter coefficient information 17 and the switching information 18 according to the syntax structure of FIG. 31 (step S2100).
  • the loop filter data syntax (1906) belonging to the slice level syntax (1903) of the syntax structure of FIG. 31 recites the filter coefficient information 17 which is a parameter related to the loop filter of the present embodiment and the switching information 18, as shown in FIG. 32(a) .
  • the filter_coeff[cy][cx] of FIG. 32(a) which is the filter coefficient information 17 is a coefficient of a two-dimensional filter
  • filter_size_y and filter_size_x are values that decide a filter size.
  • loop_filter_flag of FIG. 32(a) is the switching information 18, and loop_filter_flag of the number of macroblocks(NumOfMacroblock) which is a total of macroblocks in a slice is decoded.
  • the filter processor 208 of FIG. 6 receives the decoded filter coefficient information 17 (step S2101).
  • the loop filter switch module 209 receives loop_filter_flag which is the decoded switching information 18 (step S2102), it switches the inner switch SW based on value of this loop_filter_flag (step S2103).
  • loop_filter_flag is 0, the loop filter switch module 209 connects the switch SW to the terminal A to store temporally the decoded image signal 21 in the reference image buffer 206 as the reference image signal 19 (step S2104).
  • loop_filter_flag 1
  • the loop filter switch module 209 connects the switch SW to the terminal B to store temporally the restored image signal 20 in the reference image buffer 206 as the reference image signal 19 (step S2105).
  • the filter processor 113 filters the decoded image signal 21 based on the filter coefficient information 17 to produce a restored image signal 20.
  • the restored image G(x, y) is expressed by [equation 1].
  • the loop filter switch module 209 receives the switching information 18 in units of a macroblock according to the syntax of FIG. 32(a) , and switches the switch SW.
  • the video encoding apparatus 1000 encodes the switching information 18 in units of a frame or a slice or in units of a block of the size different from the macroblock
  • the video decoding apparatus 2000 executes decoding of the switching information 18 and switching of the switch SW of the switching module 209 in similar units.
  • picture quality of the restored image can be improved by setting the filter coefficient information of the loop filter so that an error between the input image and the prediction signal is minimum. Further, since the loop filter switch module 114 switches which of the local decoded image signal 16 or the restored image signal 20 is used as a reference image for every local region, propagation of picture quality degradation is prevented without using the restored image signal 20 as a reference image with respect to the regions degraded in picture quality due to filtering, and prediction precision can be improved by using the restored image signal 20 as a reference image with respect to the regions improving in picture quality.
  • the filter processing and switching processing are performed by using the filter coefficient information and switching information similar to the video encoding apparatus 1000, it can be guaranteed that the reference image of the video decoding apparatus 2000 is synchronized with the reference image of the video encoding apparatus 1000.
  • the switching filter processor 205A of the video decoding apparatus 2000 concerning the first embodiment outputs the reference image signal 19 as the image signal 22, but the decoded image signal 21 may be output as the output image signal 22 like the switching filter processor 205B of FIG. 8 , and the restored image signal 20 may be output as the output image signal 22 like the switching filter processor 205C of FIG. 9 .
  • the switching information indicating that the decoded image or the restored image is used as an output image is generated.
  • a post filter switching module 210 may be provided newly like the switching filter processor 205D of FIG. 10 to change the output image signal 22 by switching the switch SW2 by the switching information 18.
  • post_filter_flag is recited in the syntax in units of a slice as the switching information 18 for switching the output image signal 22 as shown in, for example, FIG. 32(d) , and the switch W2 is switched by it.
  • the post_filter_flag may be described in units of a frame or a macroblock or in units of a block of the size different from the macroblock similarly to the loop_filter_flag.
  • video encoding apparatus 1000 and video decoding apparatus 2000 concerning the first embodiment perform filter processing on the local decoded image signal 16, but they may use the local decoded image signal 16 which has been subjected to conventional deblocking filter processing.
  • this video encoding apparatus 1000 and video decoding apparatus 2000 can be realized by using general-purpose computer equipment as basic hardware.
  • the prediction signal generator 101, subtracter 102, transform/quantization module 103, entropy encoder 104, inverse transform/dequantization module 105, adder 106, loop filter processor 107, reference image buffer 108, encoding controller 109, filter setting module 110, switching filter processor 111, switching information generator 112, filter processor 113, loop filter switch module 114, entropy decoder 201, inverse transform/dequantization module 202, prediction signal generator 203, adder 204, loop filter processor 205, reference image buffer 206, decoding controller 207, filter processor 208, loop filter switch module 209, and realizing post filter switching module 210 can be realized by making a processor mounted on the computer equipment execute a program.
  • the video encoding apparatus 1000 and video decoding apparatus 2000 may be realized by installing the program in the computer equipment beforehand or by distributing the program by storing in a storing medium such as CD-ROM or running through a network and installing this program in the computer equipment appropriately.
  • the reference image buffer 108 and the reference image buffer 206 can be realized by utilizing appropriately a memory built-in or externally mounted on the computer equipment, a hard disk, or a storing medium such as CD-R, CD-RW, DVD-RAM, DVD-R.
  • a video encoding apparatus concerning the second embodiment is explained referring to FIG. 11 .
  • a video encoding apparatus 3000 shown in FIG. 11 comprises a switching information generation predictor 301A, a loop filter processor 302, a local decoded image buffer 303, a restored image buffer 304, a subtracter 102, a transform/quantization module 103, an entropy encoder 104, an inverse transform/dequantization module 105, and an adder 106, and is controlled with an encoding controller 109.
  • the switching information generation predictor 301A comprises a reference switching predictor 305A and a switching information generator 112 inside it as shown in FIG. 12 .
  • the switching information generator 112 operates similarly to components of the same reference numbers as those of the video encoding apparatus concerning the first embodiment, and thus further explanation is omitted here.
  • the switching information generation predictor 301A receives a local decoded image signal 16, a restored image signal 20 and an input image signal 10, and outputs a prediction image signal 11 and switching information 18.
  • the loop filter processor 302 comprises a filter setting module 110 and a filter processor 113 as shown in FIG. 14 .
  • the filter setting module 110 and filter processor 113 operates similarly to components of the same reference numbers as those of the video encoding apparatus concerning the first embodiment, and thus further explanation is omitted here.
  • the loop filter processor 302 receives the local decoded image signal 16 and the input image signal 10, and outputs a restored image signal 20 and filter coefficient information 17.
  • the local decoded image buffer 303 receives the local decoded image signal 16 generated with the adder 106, and temporally stores it.
  • the local decoded image signal 16 stored in the local decoded image buffer 303 is input to the switching information generation predictor 301A.
  • the restored image buffer 304 receives the restored image signal 20 generated with the loop filter processor 302, and temporally stores it.
  • the restored image signal 20 stored in the restored image buffer 304 is input to the switching information generation predictor 301A.
  • the reference switching predictor 305A comprises a prediction signal generator 101 and a loop filter switch module 114 as shown in FIG. 13 .
  • the prediction signal generator 101 and the loop filter switch module 114 each operate similarly to components of the same reference numbers as those of the video encoding apparatus 1000 concerning the first embodiment, and thus further explanation is omitted here.
  • the reference switching predictor 305A receives the local decoded image signal 16, restored image signal 20 and switching information 18, and performs given prediction processing using either the local decoded image signal 16 or the restored image signal 20 as a reference image, based on the received switching information 18 to output a prediction image signal 11.
  • the prediction processing may use, for example, temporal prediction by motion prediction/motion compensation or spatial prediction from the encoded pixel in a frame.
  • the above is configuration of the video encoding apparatus concerning the second embodiment.
  • FIG. 15 is a flowchart illustrating an operation of the loop filter of the video encoding apparatus 3000 concerning the second embodiment.
  • prediction, transform, quantization, entropy encoding are done similarly to conventional hybrid encoding and the video encoding apparatus 1000 concerning the first embodiment, and local decoding is performed in the encoding apparatus to produce a local decoded image signal 16.
  • the generated local decoded image signal 16 is temporally stored in the local decoded image buffer 303 (step S3100).
  • the filter setting module 110 in a loop filter processor 302 receives the local decoded image signal 16 and an input image signal 10 and sets filter coefficient information 17 (step S3101).
  • a two-dimensional Wiener filter used for image restoration conventionally is used here, a filter coefficient is designed so that a mean square error between the image obtained by subjecting the local decoded image signal 16 to filter processing and the input image signal 10 is minimum, and a value indicating the designed filter coefficient and a filter size are set as the filter coefficient information 17.
  • the set filter coefficient information 17 is output to the filter processor 113 of the loop filter processor 302 similarly, and output to the entropy encoder 104.
  • the filter processor 113 of the loop filter processor 302 filters the local decoded image signal 16 using the filter coefficient information 17 acquired from the filter setting module 110 to produce a restored image signal 20 (step S3102).
  • the generated restored image signal 20 is temporally stored in the restored image buffer 304 (step S3103).
  • the filter coefficient information 17 generated with the filter setting module 110 is encoded with the entropy encoder 104, multiplexed to a bit stream along with the quantized transform coefficient 13, prediction mode information, block size switching information, a motion vector, quantization parameter, etc., and transmitted to the video decoding apparatus 4000 described below (step S3104).
  • the filter coefficient information 17 is recited, as shown in FIG. 32(b) , in the loop filter data syntax (1906) belonging to the slice level syntax (1903) in the syntax structure of FIG. 31 .
  • filter_size_y and filter_size_x are values for determining a filter size.
  • the value indicating the filter size is described in the syntax here, but, as another embodiment, a predetermined fixed value may be used as a filter size without describing it in the syntax. However, when the filter size is set to the fixed value, it should be noted that the similar value must be used in the video encoding apparatus 3000 and a video decoding apparatus 4000 described below.
  • the switching information generation predictor 301A performs given prediction processing using the local decoded image signal 16 or the restored image signal 20 as a reference image, and outputs a prediction image signal 11 (steps S3105 to 3113).
  • the reference switching predictor 305A acquires a prediction image when the local decoded image is used as a reference image and a prediction image when the restored image is used as a reference image respectively, and the switching information generator 112 performs switching determination processing based on them and produces switching information 18 for determining which of the local decoded image or the restored image is used as a reference image.
  • the reference switching predictor 305A switches the inner switch SW of the loop filter switch module 114 of FIG. 13 based on the generated switching information 18, and produces a prediction image signal 11. Detailed description of operations from step 3105 to step 3113 is described hereinafter.
  • the reference switching predictor 305A connects the switch SW of the loop filter switch module 114 of FIG. 13 to the terminal A.
  • the prediction image signal 11 is acquired using the local decoded image signal 16 as a reference image in the prediction signal generator 101 and input to the switching information generator 112 of FIG. 12 (step S3105).
  • the reference switching predictor 305A connects the switch SW to the terminal B.
  • the prediction image signal 11 is acquired using the restored image signal 20 as a reference image in the prediction signal generator 101 and input to the switching information generator 112 of FIG. 12 (step S3106).
  • the switching information generator 112 calculates a residual square-sum SSD A of the prediction image derived from the local decoded image signal 16 and the input image signal 10, and a residual square-sum SSD B of the prediction image derived from the restored image signal 20 and the input image signal 10 (step S3107). Assuming the prediction image derived from the local decoded image signal 16 is Fi, and the prediction image derived from the restored image signal 20 is Gi, the SSD A and the SSD B are expressed by an equation similar to [equation 2].
  • the switching information generator 112 performs the following switching determination processing based on the SSD A and SSD B (step S3108). If SSD A is not more than SSD B , 0 is set to loop_filter_flag which is the switching information 18 (step S3109). In contrast, if SSD A is a higher value than SSD B , 1 is set to loop_filter_flag (step S3110).
  • the switching determination processing is done for every macroblock, and the switching information 18 is output in units of a macroblock.
  • the switching determination processing may be determined in units of a frame or a slice or in units of a block of the size different from the macroblock. In this case, the switching information 18 also is output in a unit corresponding to a determination result.
  • the switching determination processing may use a conventional method as the motion prediction processing.
  • a cost J expressed by the following equation, in which the number of encoded bits R of parameter information such as switching information, a reference image index, a motion vector is added to a residual square-sum D, is calculated with respect to each of the local decoded image and the restored image, and the determination may be performed using the cost J.
  • J D + ⁇ ⁇ R
  • ⁇ of [equation 3] is given by a constant and determined based on a quantization width and a value of a quantization parameter.
  • the switching information, reference image index and motion vector by which the cost J calculated in this way has the minimum value are encoded.
  • the residual square-sum is used, but as another embodiment, a residual absolute value sum may be used, or these may be subjected to Hadamard transform, and an approximate value may be used.
  • the cost may be obtained using activity of the input image, and a cost function may be obtained using a quantization width, a quantization parameter.
  • the prediction processing is limited to motion prediction. If the prediction processing is a prediction necessary for some parameters, the cost J may be calculated by the equation by defining the number of encoded bits of the parameter as R.
  • the loop filter switch module 114 of FIG. 13 receives loop_filter_flag which is the generated switching information 18, and switches the inner switch SW based on the value of loop_filter_flag (step S3111).
  • loop_filter_flag is 0, the loop filter switch module 114 connects the switch SW to the terminal A, and outputs the local decoded image signal 16 as the reference image signal 19, and the prediction image signal 11 is generated with the prediction signal generator 101 (step S3112).
  • loop_filter_flag is 1
  • the loop filter switch module 114 connects the switch SW to the terminal B, and outputs the restored image signal 20 as the reference image signal 19, and the prediction image signal 11 is generated with the prediction signal generator 101 (step S3113).
  • step 3105 is the operation from step 3105 to step 3113 in the switching information generation predictor 301A.
  • the entropy encoder 104 encodes the switching information 18, and multiplexes it to a bit stream along with the quantized transform coefficient 13, prediction mode information, block size switching information, a motion vector, a quantization parameter, and transmits it to the video decoding apparatus 4000 described below (step S3114).
  • loop_filter_flag which is the switching information 18 is recited in the macroblock layer syntax (1908) belonging to the macroblock level syntax (1907) in the syntax structure of FIG. 31 as shown FIG. 32(c) .
  • FIG. 16 Components of FIG. 16 are described respectively hereinafter.
  • the video decoding apparatus 4000 shown in FIG. 16 comprises a reference switching predictor 401A, a decoded image buffer 402, a restored image buffer 403, an entropy decoder 201, an inverse transform/dequantization module 202, an adder 204, and a filter processor 208, and is controlled with a decoding controller 206.
  • the entropy decoder 201, inverse transform/dequantization module 202, adder 204, filter processor 208 and decoding controller 206 operate similarly to components of the same reference numbers as those of the video decoding apparatus 2000 concerning the first embodiment, and thus further explanation is omitted here.
  • the reference switching predictor 401A comprises a prediction signal generator 203 and a loop filter switch module 209 as shown in FIG. 17 .
  • the prediction signal generator 203 and the loop filter switch module 209 each operate similarly to components of the same reference numbers as those of the video decoding apparatus 2000 concerning the first embodiment, and thus further explanation is omitted here.
  • the reference switching predictor 401A receives the decoded image signal 21, the restored image signal 20, and the switching information 18 decoded with the entropy decoder 201, and performs given prediction processing by using either the decoded image signal 21 or the restored image signal 20 as a reference image to output a prediction signal.
  • the prediction processing may use, for example, temporal prediction by motion compensation or spacial prediction from the decoded pixel in a frame. However, it should be noted that prediction processing similar to the video encoding apparatus 3000 is executed.
  • the decoded image buffer 402 acquires the decoded image signal 21 generated with the adder 204, and temporally stores it.
  • the decoded image signal 21 stored in the decoded image buffer 402 is input to the reference switching predictor 401A.
  • the restored image buffer 403 acquires the restored image signal 20 generated with the filter processor 208, and temporally stores it.
  • the restored image signal 20 stored in the restored image buffer 403 is input to the reference switching predictor 401A.
  • the above is a configuration of the video decoding apparatus concerning the second embodiment.
  • FIG. 18 is a flowchart illustrating an operation of the loop filter of the video decoding apparatus 4000 concerning the second embodiment.
  • the entropy decoder 201 decodes the transform coefficient 13, prediction mode information, block size switching information, a motion vector, a quantization parameter, etc., as well as filter coefficient information 17, switching information 18 according to the syntax structure of FIG. 31 (step S4100).
  • the loop filter data syntax (1906) belonging to the slice level syntax (1903) in the syntax structure of FIG. 31 recites the filter coefficient information 17 as shown in FIG. 32(b) .
  • filter_coeff [cy][cx] of FIG. 32(b) which is the filter coefficient information 17 is a two-dimensional filter coefficient
  • filter_size_y and filter_size_x decide values for determining a filter size.
  • the value indicating a filter size is recited in the syntax here, but as another embodiment, a predetermined fixed value may be used as a filter size without reciting it in the syntax. However, when the filter size is set to a fixed value, it should be noted that the similar value must be used in the video encoding apparatus 3000 and video decoding apparatus 4000.
  • the macroblock layer syntax (1908) belonging to the macroblock level syntax (1907) in the syntax structure of FIG. 31 recites loop_filter_flag as the switching information 18 as shown in FIG. 32(c) .
  • the transform coefficient 13 decoded with the entropy decoder 201 is subjected to entropy decoding, inverse quantization, and inverse transform similarly to conventional hybrid encoding or the video decoding apparatus 2000 concerning the first embodiment, and is added to the prediction image signal 11 output from the reference switching predictor 401A, whereby the decoded image signal 21 is output.
  • the decoded image signal 21 is output to the filter processor 208, and temporally stored in the decoded image buffer 402 (step S4101).
  • the filter processor 208 acquires the filter coefficient information 17 reconstructed with the entropy decoder 201 (step S4102). Further, the filter processor 208 receives the decoded image signal 21, and filters the decoded image using the filter coefficient information 17 to produce the restored image signal 20 (step S4103). The filter processor 208 outputs the generated restored image signal 20 as an output image signal 22, and temporally stores it in the restored image buffer 403 (step S4104).
  • the reference switching predictor 401A generates the prediction image signal 11 using the decoded image signal 21 or the restored image signal 20 as a reference image (step 4105-4108). There will be explained an operation from step 4105 to step 4108, hereinafter.
  • the reference switching predictor 401A of FIG. 17 acquires loop_filter_flag which is the decoded switching information 18 (step S4105).
  • the loop filter switch module 209 inside the reference switching predictor 401A switches the switch SW based on the acquired loop_filter_flag (step S4106).
  • loop_filter_flag is 0, the loop filter switch module 209 connects the switch SW to the terminal A, acquires the decoded image signal 21 as the reference image signal 19, and sends it to the prediction signal generator 203.
  • the prediction signal generator 203 generates the prediction image signal 11 based on the reference image signal 19 corresponding to the decoded image signal 21 (step S4107).
  • loop_filter_flag 1
  • the loop filter switch module 209 connects the switch SW to the terminal B, acquires the restored image signal 20 as the reference image signal 19, and sends it to the prediction signal generator 203.
  • the prediction signal generator 203 generates the prediction image signal 11 based on the reference image signal 19 corresponding to the restored image signal 21 (step S4108).
  • the reference switching predictor 401A acquires the switching information 18 in units of a macroblock according to the syntax of FIG. 32(c) , and switches the switch SW, here.
  • the video decoding apparatus 4000 executes decoding of the switching information 18 and switching of the switch SW in the loop filter switch module 209 in the similar unit.
  • the picture quality of the reference image can be improved by doing the filter processing by setting filter coefficient information of the loop filter so that an error between the input image and the prediction signal is minimum. Further, by switching either the local decoded image signal 16 or the restored image signal 20 as a reference image for the prediction processing with the loop filter switch module 114 provided inside the switching information generation predictor 301A, propagation of picture quality degradation is prevented without using the restored image signal 20 as a reference image with respect to the regions degraded in picture quality due to filtering, and prediction precision can be improved by using the restored image signal 20 as a reference image with respect to the regions improving in picture quality.
  • the video decoding apparatus 4000 related to the second embodiment by performing the filter processing and switching of the reference image using the filter coefficient information and the switching information similarly to the video encoding apparatus 3000, it can be guaranteed that the reference image in the video decoding apparatus 4000 synchronizes with the reference image in the video encoding apparatus 3000.
  • the video decoding apparatus 4000 concerning the second embodiment outputs the restored image 20 generated with the filter processor 208 as the output image signal 22, but, as other embodiments, may output the decoded image signal 21 as the output image signal 22. Further, the video encoding apparatus 3000 and video decoding apparatus 4000 concerning the second embodiment performs filter processing on the local decoded image signal 16, but they may use the local decoded image signal 16 subjected to conventional deblocking filter processing.
  • the restored image signal 20 temporally stored in the restored image buffer is acquired with the reference switching predictor 401A in the above embodiment and used, but the restored image may be generated in the reference image switching predictor by providing the filter processor inside the reference switching predictor without using the restored image buffer as another embodiment.
  • Diagrams of a video encoding apparatus and a video decoding apparatus in such an embodiment are shown in FIGS. 19 to 23 .
  • the video encoding apparatus 3001 of FIG. 19 comprises a switching information generation predictor 301B, and the switching information generation predictor 301B of FIG. 20 comprises a reference switching predictor 305B.
  • the reference switching predictor 305B of FIG. 21 comprises a filter processor 113 inside, and the restored image signal 20 can generated by acquiring the local decoded image signal 16 and the filter coefficient information 17 with the filter processor 113.
  • the video decoding apparatus 4001 of FIG. 22 comprises a reference switching predictor 401B.
  • the reference switching predictor 401B of FIG. 23 comprises a filter processor 208 inside, and the restored image signal 20 can be generated by acquiring the filter coefficient information 17 with the filter processor.
  • the construction of the video encoding apparatus 3001 and video decoding apparatus 4001 can reduce a memory size necessary for the restored image buffer and realize the same operation as the video encoding apparatus 3000 and video decoding apparatus 4000.
  • this video encoding apparatuses 3000, 3001 and the video decoding apparatuses 4000, 4001 also can be realized by using general-purpose computer equipment as a base hardware.
  • the switching information generation predictor 301, the loop filter processor 302, the local decoded image buffer 303, the restored image buffer 304, the reference switching predictor 305, the prediction signal generator 101, the subtracter 102, the transform/quantization module 103, the entropy encoder 104, the inverse transform/dequantization module 105, the adder 106, the encoding controller 109, the filter setting module 110, the switching information generator 112, the filter processor 113, the loop filter switch module 114, the reference switching predictor 401, the decoded image buffer 402, the restored image buffer 403, the entropy decoder 201, the inverse transform/dequantization module 202, the prediction signal generator 203, the adder 204, the decoding controller 206, the filter processor 208 and the loop filter switch module 209 can be realized by
  • the video encoding apparatuses 3000, 3001 and video decoding apparatuses 4000, 4001 may be realized by installing the program in the computer equipment beforehand, or may be realized by distributing the program by storing it in a storing medium such as CD-ROM or running through a network and installing this program in the computer equipment appropriately.
  • the local decoded image buffer 303, the restored image buffer 304, the decoded image buffer 402 and the restored image buffer 403 can be realized by using a memory built-in the computer equipment or mounted outside it, a hard disk or a memory medium such as CD-R, CD-RW, DVD-RAM, DVD-R, appropriately.
  • FIG. 24 A video encoding apparatus concerning the third embodiment is explained referring to FIG. 24 . Components of FIG. 24 are described respectively hereinafter.
  • the video encoding apparatus 5000 shown in FIG. 24 comprises a loop filter processor 501, a prediction signal generator 101, a subtracter 102, a transform/quantization module 103, an entropy encoder 104, an inverse transform/dequantization module 105, an adder 106, a reference image buffer 108, and is controlled with an encoding controller 109.
  • the prediction signal generator 101, subtracter 102, transform/quantization module 103, entropy encoder 104, inverse transform/dequantization module 105, adder 106, reference image buffer 108 and encoding controller 109 operate similarly to the components of the same reference numbers in the video encoding apparatus 1000 of FIG. 1 concerning the first embodiment, and thus further explanation is omitted here.
  • the loop filter processor 501 receives a local decoded image signal 16 and an input image signal 10, and outputs a reference image signal 19 and filter coefficient information 17.
  • the loop filter processor 501 is described in detail below.
  • FIGS. 25 and 26 The components of FIGS. 25 and 26 are described respectively.
  • the loop filter processor 501 shown in FIG. 25 comprises a filter setting module 110, and a switching information generation filter processor 502, and further the switching information generation filter processor 502 comprises a switching filter processor 111 and a switching information generator 503 as shown in FIG. 26 .
  • the filter setting module 110 and switching filter processor 111 operate similarly to the components of the same reference numbers in the loop filter processor 107 of FIG. 2 concerning the first embodiment, and thus further explanation is omitted here.
  • the switching information generator 503 is controlled with the encoding controller 109, receives the local decoded image signal 16, and produces switching information 18 according to a given switching determination method.
  • the generated switching information 18 is input to the switching filter processor 111.
  • the switching determination method is described hereinafter.
  • the above is a configuration of the video encoding apparatus concerning the third embodiment.
  • FIG. 27 is a flowchart illustrating an operation of the loop filter of the video encoding apparatus 5000 concerning the third embodiment.
  • the filter setting module 110 shown in FIG. 25 acquires the local decoded image signal 16 and the input image signal 10, and sets the filter coefficient information 17 (step S5100).
  • the filter setting module 110 uses two-dimensional Wiener filter conventionally used in image restoration, designs a filter coefficient so that a mean square error between the input image signal 10 and an image signal obtained by subjecting the local decoded image signal 16 to filter processing is minimum, and sets a value indicating the designed filter coefficient and the filter size as the filter coefficient information 17, here.
  • the set filter coefficient information 17 is output to the switching information generation filter processor 502 shown in FIG. 25 , and output to the entropy encoder 104.
  • the switching information generator 503 provided inside the switching information generation filter processor 502 shown in FIG. 26 acquires the local decoded image signal 16 (step S5101).
  • the switching information generator 503 calculates a sum of absolute difference SAD of a pixel of interest in the local decoded image signal 16 and a peripheral pixel thereof in units of a pixel (step S5102). Assuming that a coordinate of pixel in the local decoded image is x, y and the local decoded image is F (x, y), SAD is expressed by the following equation.
  • the following switching determination processing is done using SAD and the threshold value T set to the encoding controller 109 beforehand (step S5103). If SAD is not more than T, 0 is set to loop_filter_flag which is the switching information 18 (step S5104). In contrast, if SAD is more than T, 1 is set to loop_filter_flag which is the switching information 18 (step S5104).
  • the switching information 18 is obtained in units of a pixel, but, as another embodiment, the switching determination processing may be determined in units of a frame or a slice or in units of a macroblock or a block of the size different from the macroblock. In that case, the switching information 18 is output in a unit corresponding to it.
  • the sum of absolute difference of an object pixel and a peripheral pixel is used here, but, as other embodiments, a sum of squared difference may be used. If it is an index that can be calculated from the local decoded image, an index such as an activity, a space frequency, an edge intensity, an edge direction may be used. Further, the index is calculated from the local decoded image here, but the index may be calculated from a restored image obtained by subjecting the local decoded image to filter processing. Further, as another embodiment, the switching determination processing may be done based on a quantization parameter which is part of encoded information or a block size, a prediction mode, a motion vector, a transform coefficient, etc.
  • the switching filter processor 111 shown in FIG. 26 acquires the local decoded image signal 16 and the filter coefficient information 17 as well as the generated switching information 18, and outputs the reference image signal 19 by doing an operation similar to that of step S1107 to step S1109 FIG. 4 in the video encoding apparatus 1000 concerning the first embodiment.
  • the loop filter switch module 114 of FIG. 3 acquires loop_filter_flag which is the generated switching information 18, and switches the inner switch SW based on the value of loop_filter_flag (step S5106). If loop_filter_flag is 0, the loop filter switch module 114 connects the switch SW to the terminal A, whereby the local decoded image signal 16 is temporally stored in the reference image buffer 108 as the reference image signal 19 (step S5107).
  • loop_filter_flag 1
  • the loop filter switch module 114 connects the switch SW to the terminal B, whereby the decoded image signal 20 is temporally stored in the reference image buffer 108 as the reference image signal 19 (step S5108).
  • the filter coefficient information 17 generated with the filter setting module 110 is encoded with the entropy encoder 104, and multiplexed to a bit stream along with the quantized transform coefficient 13, prediction mode information, block size switching information, a motion vector, a quantization parameter, and then transmitted to the video decoding apparatus 6000 to be described below (step S5109).
  • the filter coefficient information 17 is recited in the loop filter data syntax (1906) belonging to the slice level syntax (1903) in the syntax structure of FIG. 31 as shown in FIG. 32(b) .
  • filter_size_y and filter_size_x are values for determining a filter size.
  • the value indicating the filter size is recited in the syntax here, but, as another embodiment, a predetermined fixed value may be used as a filter size without reciting it in the syntax.
  • a predetermined fixed value may be used as a filter size without reciting it in the syntax.
  • the filter size is set to a fixed value, it should be noted that the similar value must be used in the video encoding apparatus 5000 and a video decoding apparatus 6000 to be described below.
  • FIG. 28 Components of FIG. 28 are described respectively hereinafter.
  • the video decoding apparatus 6000 shown in FIG. 28 comprises a switching information generation filter processor 601, an entropy decoder 201, an inverse transform/dequantization module 202, a prediction signal generator 203, an adder 204, a reference image buffer 206 and is controlled with a decoding controller 207.
  • the entropy decoder 201, inverse transform/dequantization module 202, prediction signal generator 203, adder 204, reference image buffer 206 and decoding controller 207 operate similarly to components of the same reference numbers in the video decoding apparatus 2000 of FIG. 5 concerning the first embodiment, and thus further explanation is omitted.
  • the switching information generation filter processor 601 acquires the decoded image signal 21 and the filter coefficient information 17, and outputs the reference image signal 19 and the image signal 22.
  • the switching information generation filter processor 601 is described in detail hereinafter.
  • FIG. 29 Components of FIG. 29 are described respectively hereinafter.
  • the switching information generation filter processor 601 shown in FIG. 29 comprises a switching information generator 602 and a switching filter processor 205.
  • the switching filter processor 205 operates similarly to components of the same reference numbers in the video decoding apparatus 2000 of FIG. 5 concerning the first embodiment, and thus further explanation is omitted here.
  • the switching information generator 602 is controlled with the decoding controller 207, acquires the decoded image signal 21, and generates the switching information 18 according to a given switching determination method.
  • the generated switching information 18 is input to the switching filter processor 205.
  • the switching determination method is described hereinafter.
  • the above is a configuration of the video decoding apparatus concerning the third embodiment.
  • FIG. 30 is a flowchart indicating an operation of the loop filter of the video decoding apparatus 6000 concerning the third embodiment.
  • the entropy decoder 201 decodes the filter coefficient information 17 according to the syntax structure of FIG. 31 (step S6100).
  • the loop filter data syntax (1906) belonging to the slice level syntax (1903) in the syntax structure of FIG. 31 recites the filter coefficient information 17 as shown in FIG. 32(b) .
  • the filter_coeff [cy][cx] of FIG. 32(b) which is the filter coefficient information 17 is a two-dimensional filter coefficient
  • filter_size_y and filter_size_x decide values for determining a filter size, here.
  • the value indicating a filter size is recited in the syntax, but as another embodiment, a predetermined fixed value may be used as a filter size without reciting it in the syntax, here.
  • a predetermined fixed value may be used as a filter size without reciting it in the syntax, here.
  • the filter size is set to a fixed value, it should be noted that the similar value must be used in the video encoding apparatus 5000 and video decoding apparatus 6000.
  • the switching information generation filter processor 601 acquires the decoded filter coefficient information 17 (step S6101). Further, the switching information generation filter processor 601 acquires the decoded image signal 21 acquired from the adder 204 (step S6102).
  • the switching information generator 602 provided inside the switching information generation filter processor 601 shown in FIG. 29 calculates a sum of absolute difference SAD of a pixel of interest in the decoded image signal 21 and a peripheral pixel thereof in units of a pixel (step S6103). Assuming that a coordinate of the pixel in the decoded image is x, y and the decoded image is F(x, y), SAD is expressed by [equation 4].
  • step S6104 Using SAD and the threshold value T set to the decoding controller 207 beforehand, the following switching determination processing is done (step S6104).
  • the threshold value T uses the same value as the threshold value T set with the video encoding apparatus 5000. If SAD is not more than T, 0 is set to loop_filter_flag which is the switching information 18 (step S6105). If SAD is more than T, 1 is set to loop_filter_flag which is the switching information 18 (step S6106).
  • the switching information 18 is obtained in units of a pixel here, but, as another embodiment, the switching determination processing may be determined in units of a frame or a slice or in units of a macroblock or a block of the size different from the macroblock. In that case, the switching information 18 is output in a unit corresponding to it.
  • the absolute difference value sum of an object pixel and a peripheral pixel is used here, but, as other embodiments, a difference square-sum may be used. If it is an index that can be calculated from the local decoded image, an index such as an activity, a space frequency, an edge intensity, an edge direction may be used. Further, the index is calculated from the decoded image here, but the index may be calculated from the restored image obtained by subjecting the decoded image to filter processing.
  • the switching determination processing may be done based on a quantization parameter which is part of encoded information or a block size, a prediction mode, a motion vector, a transform coefficient, etc.
  • the switching information generator 602 in the video decoding apparatus 6000 must do switching determination processing similar to the switching information generator 503 in the video encoding apparatus 5000.
  • the switching filter processor 205 shown in FIG. 29 acquires the decoded image signal 21 and the filter coefficient information 17 as well as the generated switching information 18, and outputs the reference image signal 19 by doing an operation similar to the operation from step S2103 to step S2105 of FIG. 7 .
  • the loop filter switch module 205A of FIG. 6 acquires loop_filter_flag which is the generated switching information 18, and switches the inner switch SW based on value of loop_filter_flag (step S6107). If the loop_filter_flag is 0, the loop filter switch module 205A connects the switch SW to the terminal A, and temporally stores the decoded image signal 21 in the reference image buffer 206 as the reference image signal 19 (step S6108). On one hand, If the loop_filter_flag is 1, the loop filter switch module 205A connects the switch SW to the terminal A, and temporally stores the restored image signal 21 in the reference image buffer 206 as the reference image signal 19 (step S6108).
  • the switching information generation filter processor 601 generates the switching information 18 by an operation similar to the switching information generation filter processor 502 of FIG. 26 in the video encoding apparatus concerning the third embodiment using the acquired decoded image signal 21, and outputs the reference image signal.
  • the picture quality of the reference image can be improved by doing the filter processing by setting filter coefficient information of the loop filter so that an error between the input image and the prediction signal is minimum. Further, by switching which of the local decoded image 16 and the restored image signal 18 is to be held as a reference image for every local region, using an index calculated from the local decoded image signal 16, the propagation of picture quality degradation due to filtering can be prevented and encoding efficiency can be improved.
  • the video decoding apparatus related to the third embodiment by performing the filter processing using the filter coefficient information similar to the video encoding apparatus, and doing the similar switching determination processing, it can be guaranteed that the reference image in the video encoding apparatus synchronizes with the reference image in the video decoding apparatus.
  • generating the switching information based on the index capable of calculating from the local decoded image on the encoding side allows the similar switching information to be calculated from the decoded image on the decoding side. Therefore, the number of encoded bits when the switching information is encoded can be reduced.
  • the decoded image 21 or the reference image 19 may be output as the output image signal 22 if the switching filter processor 205 is configured as shown in FIG. 8 or 9 similarly to the video decoding apparatus 2000 concerning the first embodiment.
  • the output image signal 22 may be switched by switching the switch SW2 provided in the post filter switching module 210 of FIG. 10 .
  • the video encoding apparatus 5000 concerning the third embodiment and video decoding apparatus 6000 performs filer processing on the local decoded image signal 16, but they may use the local decoded image signal subjected to conventional deblocking filter processing.
  • the video encoding apparatus 5000 and video decoding apparatus 6000 can be realized by using general-purpose computer equipment as a basic hardware.
  • the loop filter processor 501, switching information generation filter processor 502, switching information generator 503, prediction signal generator 101, subtracter 102, transform/quantization module 103, entropy encoder 104, inverse transform/dequantization module 105, adder 106, reference image buffer 108, encoding controller 109, filter setting module 110, switching filter processor 111, switching information generation filter processor 601, switching information generator 602, entropy decoder 201, inverse transform/dequantization module 202, prediction signal generator 203, adder 204, switching filter processor 205, reference image buffer 206 and decoding controller 207 can realize by making a processor mounted on the computer equipment execute a program.
  • the video encoding apparatus 5000 and the video decoding apparatus 6000 may be realized by installing the program in the computer equipment beforehand, or may be realized by distributing the program by storing it in a storing medium such as CD-ROM or running through a network and installing this program in the computer equipment appropriately.
  • the reference image buffer 108 and reference image buffer 206 can be realized by utilizing appropriately a memory built-in or externally mounted on the computer equipment, a hard disk, or a storing medium such as CD-R, CD-RW, DVD-RAM, DVD-R.
  • the first embodiment illustrates an example of setting the switching information in units of a macroblock of 16x16 pixels.
  • the unit in which the switching information in the present embodiment is set is not limited to the macroblock unit but may use a sequence, a frame or a slice or a pixel block that is obtained by partitioning a frame.
  • the switching filter processor 111 of the encoding apparatus and decoding apparatus concerning the fourth embodiment is described using FIGS. 37 and 38 .
  • the switching filter processor 111 of FIGS. 37 and 38 is modification of the switching filter processor 111 of FIGS. 3 and 6 , and is configured to execute filter processing only when the restored image 20 is used as a reference image with the switch SW.
  • the switch SW is provided before the filter processor 113, the terminal A of the switch SW is led to the reference image buffer 108 directly, and the local decoded image signal 16 is stored in the buffer 108 as a reference image signal as it is.
  • the terminal B of the switch SW is led to the reference image buffer 108 through the filter processor 113, and the local decoded image signal 16 is filtered according to the filter coefficient information 17 with the filter processor 113 and then is stored in the buffer 108 as a reference image signal.
  • the switch SW is provided on the previous stage of the filter processor 208, and the terminal A of the switch SW is directly led to the output line and the decoded image signal 21 is output to the output line as it is.
  • the terminal B of the switch SW is led to the output line through the filter processor 208, and the decoded image signal is filtered according to filter coefficient information 17 with the filter processor 208 and then output as the reference image signal 19 and the output image signal 22 to the output line.
  • the switching filter processor 111 of FIGS. 37 and 38 related to the present embodiment comprises the filter processor 113 and the loop filter switch module 114 similarly to the switching filter processor 111 of the first embodiment described above, acquires the local decoded image signal 16 or the decoded image signal 21, the filter coefficient information 17 and the switching information 18, and outputs the reference image signal 19. Further, in the present embodiment, the region setting information 23 is acquired at the same time and input to the loop filter switch module 114.
  • the region setting information 23 is information for controlling a timing at which the switch SW is switched according to a block size, and indicates a block size when a frame is partitioned into rectangular blocks.
  • the region setting information 23 may use a self value of the block size, and also it may be an index in a region size prescribed table for determining the block size prepared before.
  • FIG. 39(a) An example of the region size prescribed table is shown in FIG. 39(a) .
  • the index of a square block of 4 pixels in lateral and vertical, which is the smallest block size is set to 0, and 8 block sizes are prepared for by increasing by 2 times the number of pixels on each side up to 512x512 pixels.
  • the index determined by the region size prescribed table of FIG. 39(a) is encoded as block information on the encoding side, and the block size is determined from the block information decoded using the same region size prescribed table on the decoding side.
  • the region size prescribed table (a) is provided in the encoding controller and the decoding controller.
  • the loop filter data syntax (1906) in the syntax structure of FIG. 31 concerning the present embodiment is described as shown in FIG. 42 , for example.
  • the filter_block_size of FIG. 42(a) indicates the region setting information 23, and NumOfBlock is a total number of blocks in one slice determined by the block size indicated by filter_block_size.
  • NumOfBlock is a total number of blocks in one slice determined by the block size indicated by filter_block_size.
  • the region size prescribed table of FIG. 39(a) when the index which is the region setting information is set to 0, the slice is partitioned in 4x4 pixel block, and loop_filter_flag is encoded for every 4 ⁇ 4 pixels block.
  • the switch SW of the switching filter processor 111 can be switched for every 4x4 pixel block on both of the encoding and decoding sides.
  • a partition method to a basic block size may be used as region setting information.
  • region setting information like the region size prescribed table of FIG. 39(b) , four block partition methods of "no partition”, “lateral 2-partition”, “vertical 2-partition”, and “lateral/vertical 2-partition” are prepared for, and index numbers are assigned to respective methods.
  • filter_block_size which is the region setting information in a loop of the basic block size as shown in FIG.
  • loop_filter_flag is encoded by NumOfSubblock indicating the number of sub blocks determined by filter_block_size.
  • NumOfSubblock An example of a reference image when the basic block size is set to 16x16 and 8x8 is shown in FIG. 41 .
  • the region size prescribed table (b) is provided in the encoding controller and the decoding controller.
  • the block partition can have a diversity by setting and encoding the region setting information for partitioning a frame into regions. Setting the switching information to each of partitioned blocks allows a switching timing of filter processing to be controlled for each frame or for each local region of the frame adaptively.
  • the number of encoded bits necessary for encoding the switching information increases as the block size decreases or the frame is partitioned finely, resulting in degrading an encoding efficiency.
  • a plurality of region size prescribed tables described above may be prepared for, and switched based on given information contributing to the number of encoded bits of the image to which a loop filter is applied and provided from both of the encoding and decoding sides.
  • a plurality of region size prescribed tables are prepared on the encoding controller and the decoding controller, for example, as shown in FIG. 39(c) , and the region size prescribed tables can be switched according to the image size, picture type and a quantization parameter for determining roughness of quantization.
  • the region size prescribed table which prepared for a block of larger size is used as the image size increases relatively.
  • the region size prescribed table which prepared for a block of large size is used for the B picture encoded in a small number of bits.
  • the region size prescribed table which prepared for a block of relatively large size is used.
  • the block information may use a block size synchronized with a motion compensation block size and a transform block size used for encoding and decoding in generating a local decoded image or a decoded image.
  • a switching timing of filter processing can be changed without reciting block information in the loop filter data syntax (1906), and thus the number of encoded bits needed for the block information can be reduced.
  • a loop filter processor 107 of FIG. 43 has a configuration similar to the loop filter processor 107 of FIG. 2 and comprises a filter setting module 110, a switching filter processor 111 and a switching information generator 112. It acquires a local decoded image signal 16 and an input image signal 10 and outputs filter coefficient information 17, switching information 18 and a reference image signal 19.
  • the switching information 18 is set for each of local regions obtained by partitioning a frame, and a region to be used for setting a filter is selectively acquired based on the switching information 18.
  • R is the maximum value of a number of times of setting filter coefficient information
  • N is a total number of local regions obtained by partitioning the frame.
  • 0 is set to the setting number of times r of filter coefficient information (step S7100), and loop_filter_flag which is the switching information is set to 1 with respect to all regions (step S7101).
  • r is incremented by only one (step S7102).
  • the filter setting module 110 of FIG. 43 sets the filter coefficient information (step S1100).
  • a two-dimensional Wiener filter used for image restoration conventionally is used similarly to the first embodiment here, a filter coefficient is designed so that a mean square error between an image (reference image signal 19) obtained by subjecting the local decoded image signal 16 to filter processing and the input image signal 10 is minimum, and a value indicating the designed filter coefficient and the filter size is set as the filter coefficient information 17.
  • the switching filter processor 111 of FIG. 43 sets the switching information 18 to each of local regions obtained by partitioning a frame.
  • the region number is assumed to be n
  • at first 0 is set to n (step S7103), and n is incremented by only one (step S7104).
  • the n-th region is subjected to processing of step S1101 to step S1109 similar to the first embodiment. The above processing is repeated till n achieves the total N (step S7105).
  • the setting of filter coefficient information on and after the second time makes it possible to set a filter making a mean square error minimize for a limited region in which loop_filter_flag is set to 1.
  • the second setting of the filter coefficient information can set a filter making the mean square error minimum only for "the macroblock to which the loop filter is applied".
  • a filter having a more effective movement of picture quality can be set to "the macroblock to which the loop filter is applied”.
  • the present invention is not limited to the above first to third embodiments as is, and can be realized by modifying components without departing from the scope of the invention.
  • various kinds of invention can be formed by an appropriate combination of a plurality of components disclosed by the embodiment. For example, some components may be deleted from all components shown in the embodiment. Further, components over different embodiments may be combined appropriately.
  • FIG. 45 shows a filter processor provided on both of the video encoding apparatus and the video decoding apparatus, and illustrates a filter processor 113 of the first and second embodiments and a filter processor corresponding to the filter processor 208 in the third embodiment and the fourth embodiment.
  • a local decoded picture signal, switching information, filter information and encoded information are input to a local decoded image filter processor 701 of FIG. 45 , and in the case of the video decoding apparatus, a decoded image signal, switching information, filter information and encoded information are input thereto, and a reference image signal is generated.
  • the filter processor 701 comprises a filter boundary determination processor 702, a switch 703, a deblocking filter processor 704, a switch 705 and an image restoration filter processor 706.
  • the filter boundary determination processor 702 uses the encoded information from the local decoded picture signal or the decoding image set signal, and determines a pixel to be subjected to deblocking filter processing from among pixels on the boundary of the block that is a unit of transform processing or motion compensation to control the switch 703 and switch 705. In this time, the filter boundary determination processor 702 connects the switch 703 and switch 705 to the terminal A when it determined that the input pixel is a block boundary pixel, and the deblocking filter processor 704 subjects the pixel signal to deblocking filter processing. When it is determined that the input pixel is not a block boundary pixel, switch 703 and switch 705 is connected to terminal B, and the image restoration filter processor 706 subjects the input pixel to image restoration filter processing.
  • the deblocking filter processor 704 uses a filter coefficient generated beforehand or filter coefficient information given from the outside of the local decoded image filter processor 701 and subjects a pixel determined as a block boundary by the block boundary determination processor 702 to such filter processing (for example, averaging procedure of a pixel signal) as to cancel a block distortion occurring due to transform processing or motion compensation processing.
  • the image restoration filter processor 706 performs restoration processing on the local decoded image with respect to a pixel determined as not a block boundary by the block boundary determination processor 702, based on the filter coefficient information given from the outside of the local decoded image filter processor 701.
  • the image restoration filter processor 706 is assumed to be replaced with the switching filter processor 111, 205A, 205B, 205C or 205D of FIGS. 3 , 6 , 8 , 9 and 10 of the first embodiment and, the filter processor 113 or 208 of FIGS. 14 and 16 of the second embodiment, the reference switching predictor 305B or 401B of FIGS. 21 and 23 of the second embodiment, the switching information generation filter processors 502 or 601 of FIGS. 26 and 29 of the third embodiment, and the switching filter processor 111 or 205A of FIGS. 37 and 38 of the fourth embodiment as it is.
  • a block boundary area can be subjected to filter processing taken into consideration a difference of a nature of the decoded image signal due to a block distortion caused by transform processing or motion compensation processing, and improve a restoration performance of the whole image.
  • FIGS. 46 to 49 the video encoding apparatus and decoding apparatus related to the seventh embodiment will be described referring to FIGS. 46 to 49 .
  • the video encoding apparatus concerning the seventh embodiment is explained referring to FIG. 46 .
  • Components of FIG. 46 are explained respectively hereinafter.
  • the video encoding apparatus 7000 shown in FIG. 46 comprises a subtracter 102, a transform/quantization module 103, an entropy encoder 104, an inverse transform/dequantization module 105, an adder 106, a deblocking filter module 801, a filter setting/switching information generator 802, a decoded image buffer 803, a prediction image generator 804, and a motion vector generator 805, and is controlled with an encoding controller 109.
  • the subtracter 102, transform/quantization module 103, entropy encoder 104, inverse transform/dequantization module 105, adder 106 and encoding controller 109 operate similarly to components of the same reference numbers of the video encoding apparatus 3000 of FIG. 11 concerning the second embodiment, and thus further explanation is omitted here.
  • the filter setting/switching information generator 802 operates similarly to the filter setting module 110 and switching information generator 112 in the loop filter processor 107 of FIG. 2 concerning the first embodiment.
  • the video encoding apparatus 7000 transforms, quantizes, and entropy-encode a prediction error, and also local-decodes it by dequantization and inverse transform, similarly to the conventional hybrid encoding or the video encoding apparatus 1000 concerning the first embodiment or the video encoding apparatus 3000 concerning the second embodiment.
  • the deblocking filter 801 subjects the local decoded signal to filter processing to eliminate a distortion on the block boundary with the deblolcking filter 801, and then stores the filtered local decoded signal in the decoded image buffer 803.
  • the filter setting/switching information generator 802 receives the filtered local decoded image signal and the input image signal, and produces a filter coefficient and switching information.
  • the filter setting/switching information generator 802 outputs the generated filter coefficient information to the decoded image buffer 803, and outputs to the entropy encoder 104.
  • the entropy encoder 104 encodes the filter coefficient and switching information generated with the filter setting/switching information generator 802, and also multiplexes the quantized transform coefficient with a bit stream along with the prediction mode information, block size switching information, motion vector information, quantization parameter, etc., and transmits to the video decoding apparatus 8000 to be described below. In this time, the filter coefficient information and the switching information are transmitted as encoded information of the input image according to syntax of FIG. 32 .
  • the decoded image buffer 803 stores the local decoded image referred to with the prediction image generator 804 and the filter coefficient corresponding to the local decoded image, and the switching information.
  • the prediction image generator 804 uses the local decoded image, filter coefficient, switching information managed with the decoded image buffer 803,and the motion vector information generated with the motion vector generator 805, and generates the motion-compensated prediction image.
  • the subtracter 102 generates a prediction error signal between the generated prediction image and the input image.
  • the motion vector information is encoded with the entropy encoder 104 and multiplexed with other information.
  • the video decoding apparatus 8000 shown in FIG. 47 comprises an entropy decoder 201, an inverse transform/dequantization module 202, an adder 204, a deblocking filter 811, a decoded image buffer 813, and a prediction image generator 814, and is controlled with a decoding controller 206.
  • the entropy decoder 201, inverse transform/dequantization module 202, adder 204 and decoding controller 206 operate similarly to the components of the same references in the video decoding apparatus 2000 concerning the first embodiment, and thus further explanation is omitted.
  • the deblocking filter 811 subjects the decoded signal to filter processing to eliminate a distortion on a block boundary, and then outputs a decoded image and it is stored in the decoded image buffer 813.
  • the decoded image buffer 813 stores the decoded image referred to with the prediction image generator 814, the filter coefficient and the switching information corresponding to the decoded image decoded with the entropy decoder 201.
  • the prediction image generator 813 generates a prediction image subjected to restoration filter processing and motion compensation from the motion vector information decoded with the entropy-decoder 2, the decoded image from the decoded image buffer 402, the filter coefficient, and the switching information.
  • FIG. 48 is one embodiment of concrete implementation of the prediction image generator 814 of FIGS. 46 and 47 . Components of FIG. 48 are explained respectively hereinafter.
  • the prediction image generator 804 shown in FIG. 48 comprises a switch 821, a restored image generator 822 and an interpolation picture generator 823.
  • the switch 821 is a switch for switching whether or not the decoded image referred to based on the motion vector information is subjected to the restoration filter processing, and switched based on the switching information generated with the filter setting/switching information generator 802.
  • the restored image generator 822 performs the restoration filter processing on the decoded image referred to based on the motion vector information, using the filter coefficient set with the filter setting/switching information generator 802.
  • the switch 821 is switched to the terminal B, the decoded image is input to the interpolation picture generator 823 as it is.
  • the interpolation picture generator 823 generates an interpolation picture of a fractional pixel position as a prediction image, based on the motion vector.
  • FIG. 49 is another embodiment of concrete implementation of the prediction image generators of FIGS. 46 and 47 . Components of FIG. 49 are described respectively hereinafter.
  • the prediction image generator 804 shown in FIG. 49 comprises a switch 831, an integer pixel filter 832, a bit extension module 833, an interpolation picture generator 834, a switch 835, a weighted prediction image generator 836, and a bit degenerate module 837.
  • the switch 831 is a switch for switching whether or not the decoded image referred to based on the motion vector information is subjected to the restoration filter processing in units of integer pixel, and switched based on the switching information generated with the filter setting/switching information generator 802 of FIG. 46 .
  • the integer pixel filter 832 When the switch 831 is switched to the terminal A, the integer pixel filter 832 performs the restoration filter processing on the decoded image referred to based on the motion vector information, using the filter coefficient set with the filter setting/switching information generator 802. The feature of this time is to make the pixel bit length of the output of the integer pixel filter 832 to be M-bit wherein M ⁇ N, when the pixel bit length of the decoded image is N-bit.
  • the switch 831 When the switch 831 is switched to the terminal B, the decoded image is input to the bit extension module 833, so that the decoded image of N-bit is expanded to be M-bit wherein M ⁇ N.
  • the bit extension module 833 does the processing for subjecting a pixel value V to a left arithmetic shift for (M-N) bits.
  • the interpolation picture generator 834 generates an interpolation picture of a decimal point pixel position based on the motion vector information. The feature of this time is that the input is the pixel bit length of M-bit whereas the output is the pixel bit length of L-bit wherein L ⁇ N.
  • the switch 835 is a switch controlled with the encoding controller 109 or the decoding controller 206 based on the encoded information, and switches whether or not the weighted prediction is done. When switch 835 is switched to the terminal A, the weighted prediction image generator 836 generates a prediction image based on a weighted prediction equation given in H.262/AVC, etc.
  • the processing is done so that the output of the pixel bit length of N-bit is obtained with respect to the input of the pixel bit length of L-bit.
  • the bit degenerate module 847 performs rounding processing so that the input of L-bit is N-bit wherein L ⁇ N.
  • the inner of the prediction image generator 804 is configured so as to make the pixel bit length longer than the pixel bit length of the decoded image, a rounding error of calculation in the restoration processing, interpolation processing and weighted prediction processing is reduced, resulting in that generation of the prediction image can be realized with beneficial encoding efficiency.
  • a method for switching a pixel block size adaptively using region setting information indicating a size of a pixel block or a partition manner where a unit of setting switching information is a pixel block in the fourth embodiment.
  • a method for switching pixel block sizes in a frame appropriately a method for partitioning a parent block of a predetermined size into child blocks of small sizes hierarchically referring to FIGS. 50 to 55 .
  • FIG. 50 represents a hierarchical block partition by the quad-tree structure.
  • the parent block B0, 0 of hierarchical layer 0 in FIG. 50 is partitioned into children blocks B1, 0 to B1, 3 in a hierarchical layer 1, and is partitioned into children blocks B2, 0 to B2, 15 in a hierarchical layer 2.
  • FIG. 51 illustrates a partition tree to the hierarchical layer 3, using block partition information expressed by 0 or 1. It is illustrated to divide into child blocks of the lower hierarchical layer when the block partition information is 1, and it is illustrated that partition is not done when it is 0.
  • the parent block is partitioned into four child blocks, this child blocks each are partitioned into four child (grandchild) blocks, and this child (grandchild) blocks each are partitioned into four child (great-grandchild) blocks as shown in FIG. 52 .
  • the switching information is set to each of the blocks of different sizes partitioned in this way. In other words, it is equal to setting of the switching information to the corresponding block whose block partition information in the partition tree of FIG. 51 is 0.
  • the size of the children block in the parent block is determined by a parent block size and a depth of the hierarchical layer.
  • FIG. 53 is a diagram illustrating the size of each children block of the hierarchical layers 0-4 with respect to the parent block size when the quad-tree structure is used.
  • the children block size is, for example, 32 ⁇ 32
  • the size of the child (great-grand child) block of the hierarchical layer 4 is 2x2.
  • the inside of the parent block that is a local region in a frame is partitioned into the children blocks shrinking sequentially with increasing depth of the hierarchical layer.
  • the loop filter data syntax (1906) in the syntax structure of FIG. 31 concerning the present embodiment is recited as shown in FIG. 54 , for example.
  • the filter_block_size of FIG. 54 is a value for determining a block size similarly to the fourth embodiment, and represents a parent block size here.
  • max_layer_level is a value indicating the maximum of depth of the available hierarchical layer.
  • max_layer_level is encoded in units of a slice as shown in the syntax of FIG. 54 , but, as another embodiment, it may be encoded in units of a sequence, a frame or a parent block.
  • FIG. 55 shows a syntax when encoding is done in units of a parent block. Further, if a value indicating the maximum of depth of the same hierarchical layer is used for both of the encoding apparatus and decoding apparatus, a value set beforehand may be used without including max_layer_level in the syntax.
  • the parent block size is indicated by filter_block_size in the present embodiment, but may be indicated by a value indicating a size of minimum child block.
  • the parent block size is calculated by a given equation using max_layer_level and filter_block_size.
  • NumOfParentBlock is the total of parent blocks in a slice
  • NumOfChildBlock [layer] is the total of children blocks of the hierarchical layer indicated by a layer in a parent block.
  • NumOfChildBlock is the total of parent blocks in a slice
  • NumOfChildBlock [layer] is the total of children blocks of the hierarchical layer indicated by a layer in a parent block.
  • valid_block_flag and block_partitioning_flag are explained. It is assumed that valid_block_flag is 0 or 1, and the initial value of valid_block_flag is set to 0.
  • the block_partitioning_flag is block partitioning information, and set to 1 in the case of partitioning and to 0 in the case of non-partition as explained in the above.
  • a basic parent block can be partitioned into child blocks hierarchically by using the hierarchical layer block partitioning information as the region partitioning information, and it is possible to control switching timing of the filter processing appropriately for each local region in the frame by setting the switching information to each of partitioned child blocks. Further, when a unit for setting the switching information is variable in a frame in this way, it is possible to set the switching information efficiently by partitioning finely a region on which the loop filter largely influences picture quality and by partitioning coarsely a region on which the loop filter hardly influences picture quality.
  • the partitioning method based on the quad-tree structure is described as a partitioning method of parent block here, but if there is a partitioning method which can realize the same region partitioning for both of the encoding apparatus and decoding apparatus, it is not limited to the quad-tree structure. Further, there is described a case of partitioning a parent block into rectangular blocks hierarchically here, but if there is a partitioning method which can realize the same region partitioning for both of the encoding apparatus and decoding apparatus, it is not limited to the rectangular block.
  • switching loop filter processing by the same processing for the encoding side and decoding side can make picture quality of a reference image used for prediction improve while suppressing propagation of degradation of picture quality and make encoding efficiency improve.
  • the video encoding and decoding method and apparatus related to the present invention are employed by image compression processing in communication media, a storage media and a broadcast media.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
EP08873121A 2008-03-07 2008-12-25 Verfahren und vorrichtung für dynamische bildkodierung/-dekodierung Withdrawn EP2249572A4 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2008058375 2008-03-07
JP2008175694 2008-07-04
PCT/JP2008/073636 WO2009110160A1 (ja) 2008-03-07 2008-12-25 動画像符号化／復号化方法及び装置

Publications (2)

Publication Number Publication Date
EP2249572A1 true EP2249572A1 (de) 2010-11-10
EP2249572A4 EP2249572A4 (de) 2012-05-23

Family

ID=41055730

Family Applications (1)

Application Number Title Priority Date Filing Date
EP08873121A Withdrawn EP2249572A4 (de) 2008-03-07 2008-12-25 Verfahren und vorrichtung für dynamische bildkodierung/-dekodierung

Country Status (12)

Country Link
US (1) US20100322303A1 (de)
EP (1) EP2249572A4 (de)
JP (1) JPWO2009110160A1 (de)
KR (1) KR20100105680A (de)
CN (1) CN101926175A (de)
AU (1) AU2008352118A1 (de)
BR (1) BRPI0822364A2 (de)
CA (1) CA2715211A1 (de)
MX (1) MX2010009194A (de)
RU (1) RU2010132652A (de)
WO (1) WO2009110160A1 (de)
ZA (1) ZA201005949B (de)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2545710A2 (de) * 2010-04-05 2013-01-16 Samsung Electronics Co., Ltd. Verfahren und vorrichtung zur verschlüsselung von videodaten durch pixelgruppen-entsprechende kompensation von pixelwerten sowie verfahren und vorrichtung zur entschlüsselung von videodaten damit
US20180160117A1 (en) * 2016-12-01 2018-06-07 Google Llc Restoration in video coding using domain transform recursive filters
US10250883B2 (en) 2013-09-09 2019-04-02 Apple Inc. Chroma quantization in video coding

Families Citing this family (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8638852B2 (en) 2008-01-08 2014-01-28 Qualcomm Incorporated Video coding of filter coefficients based on horizontal and vertical symmetry
US8503527B2 (en) 2008-10-03 2013-08-06 Qualcomm Incorporated Video coding with large macroblocks
WO2010076856A1 (ja) * 2009-01-05 2010-07-08 株式会社 東芝 動画像符号化方法及び動画像復号化方法
JP5597968B2 (ja) 2009-07-01 2014-10-01 ソニー株式会社 画像処理装置および方法、プログラム、並びに記録媒体
JP5359657B2 (ja) 2009-07-31 2013-12-04 ソニー株式会社 画像符号化装置および方法、記録媒体、並びにプログラム
JP5295053B2 (ja) * 2009-09-16 2013-09-18 日本電信電話株式会社 予測信号生成方法，予測信号生成装置および予測信号生成プログラム
WO2011033643A1 (ja) * 2009-09-17 2011-03-24 株式会社 東芝 動画像符号化方法及び動画像復号化方法
WO2011046617A2 (en) 2009-10-15 2011-04-21 Thomson Licensing Methods and apparatus for efficient adaptive filtering for video encoders and decoders
WO2011050998A1 (en) * 2009-10-29 2011-05-05 Thomas Sikora Method and device for processing a video sequence
JP5340415B2 (ja) * 2009-12-07 2013-11-13 三菱電機株式会社 画像符号化装置、画像復号装置、画像符号化方法、および画像復号方法
US20120251012A1 (en) * 2009-12-18 2012-10-04 Tomohiro Ikai Image filter, encoding device, decoding device, and data structure
JP2011139208A (ja) * 2009-12-28 2011-07-14 Sony Corp 画像処理装置および方法
US20120300849A1 (en) * 2010-01-12 2012-11-29 Yukinobu Yasugi Encoder apparatus, decoder apparatus, and data structure
JP2014060744A (ja) * 2010-01-13 2014-04-03 Toshiba Corp 動画像符号化装置および復号装置
JP2013232974A (ja) * 2010-01-13 2013-11-14 Toshiba Corp 動画像符号化装置および復号装置
KR101457396B1 (ko) * 2010-01-14 2014-11-03 삼성전자주식회사 디블로킹 필터링을 이용한 비디오 부호화 방법과 그 장치, 및 디블로킹 필터링을 이용한 비디오 복호화 방법 및 그 장치
JP6029984B2 (ja) * 2010-03-09 2016-11-24 トムソン ライセンシングＴｈｏｍｓｏｎ Ｌｉｃｅｎｓｉｎｇ 分類ベースのループ・フィルタのための方法と装置
WO2011113282A1 (en) * 2010-03-15 2011-09-22 Mediatek Singapore Pte. Ltd. Localized in-loop filtering with multiple filters in hybrid video coding
KR101750046B1 (ko) * 2010-04-05 2017-06-22 삼성전자주식회사 트리 구조에 따른 부호화 단위에 기반한 인루프 필터링을 수반하는 비디오 부호화 방법과 그 장치 및 복호화 방법과 그 장치
KR101682147B1 (ko) 2010-04-05 2016-12-05 삼성전자주식회사 변환 및 역변환에 기초한 보간 방법 및 장치
CN106162178B (zh) 2010-04-13 2019-08-13 三星电子株式会社 执行去块滤波的对视频进行解码的设备
EP2559238B1 (de) 2010-04-13 2015-06-03 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Verfahren und vorrichtung für adaptive bildfilterung
WO2011161823A1 (ja) * 2010-06-25 2011-12-29 株式会社 東芝 動画像符号化方法および復号方法
EP2592831A2 (de) * 2010-07-09 2013-05-15 Samsung Electronics Co., Ltd Verfahren und vorrichtung zur videokodierung mithilfe einer einstellbaren schleifenfilterung sowie verfahren und vorrichtung zur videodekodierung mithilfe einer einstellbaren schleifenfilterung
WO2012049876A1 (ja) * 2010-10-12 2012-04-19 株式会社 東芝 動画像符号化方法および復号方法
WO2012081706A1 (ja) * 2010-12-17 2012-06-21 シャープ株式会社 画像フィルタ装置、フィルタ装置、復号装置、符号化装置、および、データ構造
CN103392338A (zh) 2011-01-03 2013-11-13 联发科技股份有限公司 基于滤波单元的回路滤波方法
US9445126B2 (en) * 2011-01-05 2016-09-13 Qualcomm Incorporated Video filtering using a combination of one-dimensional switched filter and one-dimensional adaptive filter
WO2012093491A1 (ja) * 2011-01-07 2012-07-12 株式会社 東芝 動画像符号化方法及び装置、動画像復号化方法及び装置
US8898139B1 (en) 2011-06-24 2014-11-25 Google Inc. Systems and methods for dynamic visual search engine
MX338669B (es) 2011-06-28 2016-04-27 Samsung Electronics Co Ltd Metodo de codificacion de video que utiliza ajustes de desplazamiento de conformidad con clasificacion de pixel y aparato para ello, metodo de decodificacion de video y aparato para ello.
EP2742690B1 (de) * 2011-08-08 2016-07-27 Google Technology Holdings LLC Restbaumstruktur der partitionierung einer transformationseinheit
JP5812806B2 (ja) * 2011-10-31 2015-11-17 三菱電機株式会社 画像符号化装置、画像復号装置、画像符号化方法及び画像復号方法
US20140286406A1 (en) * 2011-11-08 2014-09-25 Samsung Electronics Co., Ltd. Method for determining quantization parameters on basis of size of conversion block, and device for same
KR101462052B1 (ko) * 2011-11-09 2014-11-20 에스케이 텔레콤주식회사 변환을 이용한 주파수 도메인 상의 적응적 루프 필터를 이용한 영상 부호화/복호화 방법 및 장치
AR092786A1 (es) * 2012-01-09 2015-05-06 Jang Min Metodos para eliminar artefactos de bloque
GB2502047B (en) * 2012-04-04 2019-06-05 Snell Advanced Media Ltd Video sequence processing
RU2586029C1 (ru) * 2012-04-13 2016-06-10 Мицубиси Электрик Корпорейшн Устройство кодирования изображений, устройство декодирования изображений, способ кодирования изображений и способ декодирования изображений
PL3515077T3 (pl) * 2012-04-13 2021-05-17 Jvckenwood Corporation Urządzenie do dekodowania obrazu, sposób dekodowania obrazu, program do dekodowania obrazu, urządzenie do kodowania obrazu, sposób kodowania obrazu i program do kodowania obrazu
JP6231560B2 (ja) 2012-06-19 2017-11-15 エルジー エレクトロニクス インコーポレイティド ビデオ信号処理方法およびビデオ信号処理装置
JP6045222B2 (ja) * 2012-06-28 2016-12-14 株式会社Ｎｔｔドコモ 動画像予測復号装置、方法及びプログラム
JP5798539B2 (ja) * 2012-09-24 2015-10-21 株式会社Ｎｔｔドコモ 動画像予測符号化装置、動画像予測符号化方法、動画像予測復号装置及び動画像予測復号方法
JP2015144423A (ja) 2013-12-25 2015-08-06 三星電子株式会社Ｓａｍｓｕｎｇ Ｅｌｅｃｔｒｏｎｉｃｓ Ｃｏ．，Ｌｔｄ． 画像符号化装置、画像復号化装置、それらの方法、プログラム及び画像処理システム
JP6292460B2 (ja) * 2017-01-04 2018-03-14 ソニー株式会社 画像処理装置および方法
CN110490213B (zh) * 2017-09-11 2021-10-29 腾讯科技（深圳）有限公司 图像识别方法、装置及存储介质
DE102018110383A1 (de) * 2018-04-30 2019-10-31 Basler Ag Verfahren und Vorrichtung zum Kodieren von Bilddaten
US10674151B2 (en) * 2018-07-30 2020-06-02 Intel Corporation Adaptive in-loop filtering for video coding
US11343539B2 (en) * 2018-10-08 2022-05-24 Hfi Innovation Inc. Method and apparatus of last significant coefficient coding in image and video coding
WO2021025080A1 (ja) * 2019-08-07 2021-02-11 パナソニック インテレクチュアル プロパティ コーポレーション オブ アメリカ 符号化装置、復号装置、符号化方法、および復号方法
JP7479137B2 (ja) * 2019-12-03 2024-05-08 キヤノン株式会社 信号処理装置および信号処理方法、システム並びにプログラム
WO2023238772A1 (ja) * 2022-06-08 2023-12-14 パナソニック インテレクチュアル プロパティ コーポレーション オブ アメリカ 画像符号化装置、画像復号装置、画像符号化方法、及び画像復号方法

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0556416A (ja) * 1991-08-23 1993-03-05 Nec Corp フレーム間予測符号化装置のループ内フイルタ制御方式
JPH0638197A (ja) * 1992-06-30 1994-02-10 Sony Corp 符号器、復号器、および符号化方法
EP0603878A2 (de) * 1992-12-25 1994-06-29 Mitsubishi Denki Kabushiki Kaisha Kodierungssystem und -verfahren
US20010036320A1 (en) * 2000-03-24 2001-11-01 Matsushita Electric Industrial Co., Ltd. Method and apparatus for dynamic loop and post filtering
EP1387585A1 (de) * 2001-09-12 2004-02-04 Matsushita Electric Industrial Co., Ltd. Bildkodierungsverfahren und bilddekodierungsverfahren
WO2005034517A1 (en) * 2003-09-17 2005-04-14 Thomson Licensing S.A. Adaptive reference picture generation
EP1841230A1 (de) * 2006-03-27 2007-10-03 Matsushita Electric Industrial Co., Ltd. Adaptives Wiener-Filter zur Videokodierung
WO2008010929A2 (en) * 2006-07-18 2008-01-24 Thomson Licensing Methods and apparatus for adaptive reference filtering

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5325526A (en) * 1992-05-12 1994-06-28 Intel Corporation Task scheduling in a multicomputer system
JPH05336514A (ja) * 1992-05-29 1993-12-17 Sony Corp 画像符号化装置
JPH0993578A (ja) * 1995-09-26 1997-04-04 Matsushita Electric Ind Co Ltd 画像送信装置及び画像受信装置、並びに画像送信方法及び画像受信方法
JPH09121354A (ja) * 1995-10-25 1997-05-06 Oki Electric Ind Co Ltd ループフィルタ制御方法、動きベクトル検出方法及びループフィルタ制御回路
US6633611B2 (en) * 1997-04-24 2003-10-14 Mitsubishi Denki Kabushiki Kaisha Method and apparatus for region-based moving image encoding and decoding
EP1478190B1 (de) * 2002-04-26 2013-01-02 NTT DoCoMo, Inc. Bildkodierungseinrichtung, Bildkodierungsverfahren, und Bildkodierungsprogramm
US7580460B2 (en) * 2003-03-28 2009-08-25 Sony Corporation Video encoder with multiple outputs having different attributes
US7574060B2 (en) * 2004-11-22 2009-08-11 Broadcom Corporation Deblocker for postprocess deblocking
JP4987322B2 (ja) * 2006-02-28 2012-07-25 株式会社東芝 動画像復号装置及び動画像復号方法
US7912129B2 (en) * 2006-03-16 2011-03-22 Sony Corporation Uni-modal based fast half-pel and fast quarter-pel refinement for video encoding
US8345968B2 (en) * 2007-06-28 2013-01-01 Mitsubishi Electric Corporation Image encoding device, image decoding device, image encoding method and image decoding method
JP5215951B2 (ja) * 2009-07-01 2013-06-19 キヤノン株式会社 符号化装置及びその制御方法、コンピュータプログラム

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0556416A (ja) * 1991-08-23 1993-03-05 Nec Corp フレーム間予測符号化装置のループ内フイルタ制御方式
JPH0638197A (ja) * 1992-06-30 1994-02-10 Sony Corp 符号器、復号器、および符号化方法
EP0603878A2 (de) * 1992-12-25 1994-06-29 Mitsubishi Denki Kabushiki Kaisha Kodierungssystem und -verfahren
US20010036320A1 (en) * 2000-03-24 2001-11-01 Matsushita Electric Industrial Co., Ltd. Method and apparatus for dynamic loop and post filtering
EP1387585A1 (de) * 2001-09-12 2004-02-04 Matsushita Electric Industrial Co., Ltd. Bildkodierungsverfahren und bilddekodierungsverfahren
WO2005034517A1 (en) * 2003-09-17 2005-04-14 Thomson Licensing S.A. Adaptive reference picture generation
EP1841230A1 (de) * 2006-03-27 2007-10-03 Matsushita Electric Industrial Co., Ltd. Adaptives Wiener-Filter zur Videokodierung
WO2008010929A2 (en) * 2006-07-18 2008-01-24 Thomson Licensing Methods and apparatus for adaptive reference filtering

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
CHUJOH T ET AL: "Block-based adaptive loop filter", 35. VCEG MEETING; 86. MPEG MEETING; 16-7-2008 - 18-7-2008; BERLIN;(VIDEO CODING EXPERTS GROUP OF ITU-T SG.16),, no. VCEG-AI18, 17 July 2008 (2008-07-17), XP030003844, ISSN: 0000-0008 *
See also references of WO2009110160A1 *

Cited By (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10097860B2 (en) 2010-04-05 2018-10-09 Samsung Electronics Co., Ltd. Method and apparatus for encoding video by compensating for pixel value according to pixel groups, and method and apparatus for decoding video by the same
US8982962B2 (en) 2010-04-05 2015-03-17 Samsung Electronics Co., Ltd. Method and apparatus for encoding video by compensating for pixel value according to pixel groups, and method and apparatus for decoding video by the same
EP2545710A2 (de) * 2010-04-05 2013-01-16 Samsung Electronics Co., Ltd. Verfahren und vorrichtung zur verschlüsselung von videodaten durch pixelgruppen-entsprechende kompensation von pixelwerten sowie verfahren und vorrichtung zur entschlüsselung von videodaten damit
US9118914B2 (en) 2010-04-05 2015-08-25 Samsung Electronics Co., Ltd. Method and apparatus for encoding video by compensating for pixel value according to pixel groups, and method and apparatus for decoding video by the same
US9124893B2 (en) 2010-04-05 2015-09-01 Samsung Electronics Co., Ltd. Method and apparatus for encoding video by compensating for pixel value according to pixel groups, and method and apparatus for decoding video by the same
US9124894B2 (en) 2010-04-05 2015-09-01 Samsung Electronics Co., Ltd. Method and apparatus for encoding video by compensating for pixel value according to pixel groups, and method and apparatus for decoding video by the same
US9124892B2 (en) 2010-04-05 2015-09-01 Samsung Electronics Co., Ltd. Method and apparatus for encoding video by compensating for pixel value according to pixel groups, and method and apparatus for decoding video by the same
US9736499B2 (en) 2010-04-05 2017-08-15 Samsung Electronics Co., Ltd. Method and apparatus for encoding video by compensating for pixel value according to pixel groups, and method and apparatus for decoding video by the same
EP2545710A4 (de) * 2010-04-05 2013-08-07 Samsung Electronics Co Ltd Verfahren und vorrichtung zur verschlüsselung von videodaten durch pixelgruppen-entsprechende kompensation von pixelwerten sowie verfahren und vorrichtung zur entschlüsselung von videodaten damit
US12063364B2 (en) 2013-09-09 2024-08-13 Apple Inc. Chroma quantization in video coding
US11659182B2 (en) 2013-09-09 2023-05-23 Apple Inc. Chroma quantization in video coding
US10250883B2 (en) 2013-09-09 2019-04-02 Apple Inc. Chroma quantization in video coding
US11962778B2 (en) 2013-09-09 2024-04-16 Apple Inc. Chroma quantization in video coding
US10298929B2 (en) 2013-09-09 2019-05-21 Apple Inc. Chroma quantization in video coding
US10986341B2 (en) 2013-09-09 2021-04-20 Apple Inc. Chroma quantization in video coding
US10904530B2 (en) 2013-09-09 2021-01-26 Apple Inc. Chroma quantization in video coding
US10757408B2 (en) 2016-12-01 2020-08-25 Google Llc Restoration in video coding using domain transform recursive filters
CN109891894B (zh) * 2016-12-01 2021-10-08 谷歌有限责任公司 用于恢复由重构产生的劣化帧的劣化图块的方法和装置
CN113873237A (zh) * 2016-12-01 2021-12-31 谷歌有限责任公司 用于恢复由重构产生的劣化帧的劣化图块的方法和装置
CN109891894A (zh) * 2016-12-01 2019-06-14 谷歌有限责任公司 使用域变换递归滤波器的视频编译恢复
CN113873237B (zh) * 2016-12-01 2023-12-29 谷歌有限责任公司 用于恢复由重构产生的劣化帧的劣化图块的方法和装置
WO2018102017A1 (en) * 2016-12-01 2018-06-07 Google Llc Restoration in video coding using domain transform recursive filters
US20180160117A1 (en) * 2016-12-01 2018-06-07 Google Llc Restoration in video coding using domain transform recursive filters

Also Published As

Publication number Publication date
WO2009110160A1 (ja) 2009-09-11
MX2010009194A (es) 2010-09-10
BRPI0822364A2 (pt) 2015-09-15
KR20100105680A (ko) 2010-09-29
US20100322303A1 (en) 2010-12-23
JPWO2009110160A1 (ja) 2011-07-14
AU2008352118A1 (en) 2009-09-11
CA2715211A1 (en) 2009-09-11
EP2249572A4 (de) 2012-05-23
RU2010132652A (ru) 2012-02-10
ZA201005949B (en) 2011-05-25
CN101926175A (zh) 2010-12-22

Similar Documents

Publication Publication Date Title
EP2249572A1 (de) Verfahren und vorrichtung für dynamische bildkodierung/-dekodierung
US10419757B2 (en) Cross-component filter
KR101565266B1 (ko) 파티션 기반 필터들을 적용하는 비디오 코딩 방법과 디바이스, 및 저장 매체
CN106331709B (zh) 采用回路内处理来处理视频的方法和装置
KR101677406B1 (ko) 차세대 비디오용 비디오 코덱 아키텍처
KR101864910B1 (ko) 화소 레벨 적응 인트라-평활화
CN107071485B (zh) 具有样本自适应偏移处理的视频编码方法及装置
KR102062568B1 (ko) 평면 표현을 이용한 향상된 인트라-예측 부호화
KR101749269B1 (ko) 적응적인 인루프 필터를 이용한 동영상 부호화와 복호화 장치 및 그 방법
EP2299720A1 (de) Verfahren und vorrichtung für dynamische bildkodierung/-dekodierung
US20110069752A1 (en) Moving image encoding/decoding method and apparatus with filtering function considering edges
KR20110039511A (ko) 동화상 부호화 방법, 동화상 복호 방법, 동화상 부호화 장치, 동화상 복호 장치, 프로그램, 및 집적 회로
KR20140110771A (ko) 선택적인 노이즈제거 필터링을 이용한 스케일러블 비디오 부호화 방법 및 그 장치, 선택적인 노이즈제거 필터링을 이용한 스케일러블 비디오 복호화 방법 및 그 장치
KR101822725B1 (ko) Hls-전용 스케일러블 비디오 코딩을 위한 층 간 참조 화상 생성
WO2009133845A1 (ja) 動画像符号化／復号化装置及び方法
KR20200000543A (ko) 지도 학습을 이용한 영상 개선 방법 및 장치
WO2011033643A1 (ja) 動画像符号化方法及び動画像復号化方法
WO2013145773A1 (ja) 画像符号化装置、画像符号化方法、画像符号化プログラム、送信装置、送信方法、及び送信プログラム、並びに画像復号装置、画像復号方法、画像復号プログラム、受信装置、受信方法、及び受信プログラム
US20230269399A1 (en) Video encoding and decoding using deep learning based in-loop filter
JP2017055464A (ja) 画像復号装置、画像復号方法、画像復号プログラム、受信装置、受信方法、及び受信プログラム
TW200948092A (en) Dynamic image encoding/decoding method and device
JP2013229865A (ja) 画像符号化装置、画像符号化方法、画像符号化プログラム、送信装置、送信方法、及び送信プログラム
KR20200040192A (ko) 양자화된 변환 계수들의 부호화 및 복호화를 위한 방법 및 장치

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20100719

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA MK RS

RIN1 Information on inventor provided before grant (corrected)

Inventor name: WATANABE, TAKASHI

Inventor name: YASUDA, GOKI

Inventor name: TANIZAWA, AKIYUKI

Inventor name: CHUJOH, TAKESHI

Inventor name: WADA, NAOFUMI

DAX Request for extension of the european patent (deleted)
A4 Supplementary search report drawn up and despatched

Effective date: 20120420

RIC1 Information provided on ipc code assigned before grant

Ipc: H04N 7/36 20060101ALI20120416BHEP

Ipc: H04N 7/50 20060101ALI20120416BHEP

Ipc: H04N 7/26 20060101ALI20120416BHEP

Ipc: H04N 7/32 20060101AFI20120416BHEP

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN

18W Application withdrawn

Effective date: 20130425