EP1844382B1 - Circuit de filtrage - Google Patents

Circuit de filtrage Download PDF

Info

Publication number
EP1844382B1
EP1844382B1 EP06706268A EP06706268A EP1844382B1 EP 1844382 B1 EP1844382 B1 EP 1844382B1 EP 06706268 A EP06706268 A EP 06706268A EP 06706268 A EP06706268 A EP 06706268A EP 1844382 B1 EP1844382 B1 EP 1844382B1
Authority
EP
European Patent Office
Prior art keywords
regulating
filter circuit
output
connection
path
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP06706268A
Other languages
German (de)
English (en)
Other versions
EP1844382A2 (fr
Inventor
Martin Huber
Hendrik Köhler
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohde and Schwarz GmbH and Co KG
Original Assignee
Rohde and Schwarz GmbH and Co KG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohde and Schwarz GmbH and Co KG filed Critical Rohde and Schwarz GmbH and Co KG
Publication of EP1844382A2 publication Critical patent/EP1844382A2/fr
Application granted granted Critical
Publication of EP1844382B1 publication Critical patent/EP1844382B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
    • G05F1/59—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices including plural semiconductor devices as final control devices for a single load
    • G05F1/595—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices including plural semiconductor devices as final control devices for a single load semiconductor devices connected in series

Definitions

  • the invention relates to a filter circuit for voltage stabilization of a power supply to which several consumers can be connected.
  • a data transmission of a spatially separated operating unit should be able to take place via the power supply line.
  • a supply voltage stabilization becomes necessary. Changes in the supply voltage dU b sufficient edge steepness, for example, by a sudden load change to a second consumer, would overlap the data signal and lead to misinterpretations in the evaluation of the data signal. For example, in the case of the Manchester code, a data signal with bandpass characteristic can be assumed which has no DC component.
  • the invention has for its object to provide a filter circuit with high control dynamics.
  • an RC low-pass circuit is provided such that the gain of the screening characteristics of the RC element is enhanced by the control element.
  • the voltage stabilization circuit according to the invention can be seen as low-pass filtering on the one hand and as regulating the output voltage on the other hand.
  • the data signal as well as the load changes dI v and dU b , are characterized by the fact that they can have higher-frequency components which are superimposed on the data in the frequency domain.
  • these higher-frequency components can be reduced and thus the supply voltage can be smoothed.
  • the resistor R 1 of this circuit can be designed very high impedance.
  • the FET in particular MOSFET, serves to amplify the low-pass effect and can be understood as a P-controller in the control arrangement.
  • bipolar transistors still flows a small emitter base current, which must be considered in the design of the low-pass filter.
  • the low base current must be compensated circuit technology by a correspondingly low parallel resistance R 1 .
  • the resistor R 1 can then be designed very high impedance.
  • the output voltages U 1 and U 3 in Fig. 1 arise as the sum of the reference voltage U 2 and U 4 on the capacitor and the almost fixed drain gate voltage U DG .
  • U 1 or U 2 is reduced by the drain-gate voltage U DG .
  • the series connection of two such circuits allows for a further screening of the supply voltage and the gradual adjustment or Targeted reduction of the desired output voltage U 3 with the help of these drain-gate voltages.
  • a voltage is thus available at the output which is smaller by n U DG than the original input voltage, eg. B.
  • n means the stages of the circuit.
  • an inductance can be provided which prevents feedback of the data on the filter circuit and in particular avoids a short circuit on the charging capacitor at the output of the filter circuit according to circuit ground.
  • a first stage S 1 is connected for voltage stabilization.
  • the current load of these consumers is summarized in the drawing with I v .
  • This first stage S 1 consists of a control element V 1 , which is preferably formed by a transistor, more preferably by a field effect transistor (FET in particular MOSFET).
  • the source-drain path forms a controlled system RS 1 .
  • Its control path input RE 1 which is formed by the source of the FET, is connected via a terminal E to the battery B.
  • the terminal E forms the input terminal of the screening circuit.
  • a first resistor R 1 connects the control path input RE 1 with a first control terminal RG 1 of the first control element V 1 of the first stage S 1 , z. B. with the gate of the FET, and together with the capacitor C 1 forms an RC low-pass circuit.
  • the capacitor C 1 is connected between the control terminal RG 1 and the circuit ground M.
  • a reference voltage U 2 drops, which forms the voltage U 1 together with the gate-drain voltage of the FET or with the base-collector voltage in the case of using a bipolar transistor.
  • the first stage S 1 of the filter circuit 1 for voltage stabilization and screening which is formed by the resistor R 1 , the capacitor C 1 and the control element V 1 , connects the input terminal E in the illustrated preferred embodiment with a second stage S 2 for further voltage stabilization and screening.
  • This second stage S 2 of the filter circuit 1 is constructed analogously to the first step S 1, a second resistor R 2 to the second control path input RE 2 connects to the second control terminal RG 2, and a second capacitor C 2 is connected to the control terminal RG 2, and connects this with the circuit ground M.
  • the reference voltage U 4 thereby drops across the capacitor C 2 and forms, together with the gate-drain or base-collector voltage of the FET or bipolar transistor, the voltage U 3 .
  • a charging capacitor C 3 is preferably arranged, which connects the controlled system output RA 2 of the second control element RE 2 with the circuit ground M.
  • an inductance L is provided, which connects the output A to one terminal of the capacitor C 3 and the second controlled system output RA 2 .
  • a line X 1 is preferably connected, which serves a not shown spatially separate operating unit with a Supply voltage as well as with data.
  • the line X 1 may be formed, for example, by a coaxial cable or a twisted pair line.
  • the data is coupled in at the output A of the filter circuit 1 via a suitable connection.
  • the inductance L is used to prevent a feedback of the data on the filter circuit 1 and in particular to prevent a short circuit on the capacitor C 3 to ground.
  • the total voltage applied to the output A on the line X 1 is in with Fig. 1 U rec .
  • this filter circuit 1 in preferably two stages, a suitable data transmission is made possible while stabilized power supply of an external device, such as a control unit, which is connected via the line X 1 to a central unit.
  • an external device such as a control unit
  • the invention is not limited to the illustrated and described embodiment.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Networks Using Active Elements (AREA)

Abstract

L'invention concerne un circuit de filtrage (1) servant à filtrer une tension d'entrée (Ub) appliquée au niveau d'un raccord d'entrée (E) en vue d'obtenir une tension de sortie filtrée (Ua) au niveau d'un raccord de sortie (A). Ce circuit de filtrage (1) présente au moins un élément de réglage (V1) comprenant un raccord de réglage (RG1) et une section de réglage (RS1) pourvue d'une entrée de section de réglage (RE1) en liaison avec le raccord d'entrée (E) et d'une sortie de section de réglage (RA1). Ce circuit de filtrage (1) comprend par ailleurs un condensateur (C1) relié au raccord de réglage (RG1), ainsi qu'une résistance (R1) qui relie l'entrée de la section de réglage (RE1) au raccord de réglage (RG1).

Claims (7)

  1. Circuit de filtrage (1) pour filtrer une tension d'entrée (Ub) se trouvant à une borne d'entrée (E) pour générer une tension de sortie filtrée (Ua) à une borne de sortie (A), comportant
    au moins un premier élément de régulation (V1), qui présente une première borne de régulation (RG1) et un premier trajet de régulation (RS1) comportant une première entrée de trajet de régulation (RE1) reliée à la borne d'entrée (E) et une première sortie de trajet de régulation (RA1) ,
    un premier condensateur (C1) relié à la première borne de régulation (RG1) et
    une première résistance (R1) qui relie l'entrée de trajet de régulation (RE1) du premier élément de régulation (V1) à la borne de régulation de celui-ci (RG1),
    caractérisé en ce que
    une sortie de trajet de régulation (RA1, RA2) est reliée à la borne de sortie (A) par l'intermédiaire d'une inductivité (L) et
    en ce que la tension de sortie (Ua) du circuit de filtrage (1) est transmise par l'intermédiaire d'une ligne (X1) conjointement avec des données, qui sont délivrées conjointement avec la tension de sortie (Ua) à la borne de sortie (A).
  2. Circuit de filtrage selon la revendication 1, caractérisé par
    un second élément de régulation (V2), qui présente une seconde borne de régulation (RG2) et un second trajet de régulation (RS2) comportant une seconde entrée de trajet de régulation (RE2) reliée à la première sortie de trajet de régulation (RA1) du premier élément de régulation (V1) et une seconde sortie de trajet de régulation (RA2) reliée à la borne de sortie (A),
    un second condensateur (C2) relié à une seconde borne de régulation (RG2) et
    une seconde résistance (R2) , qui relie l'entrée de trajet de régulation (RE2) du second élément de régulation (V2) à la borne de régulation de celui-ci (RG2)).
  3. Circuit de filtrage selon la revendication 2, caractérisé en ce que
    la première sortie de trajet de régulation (RA1) et/ou la seconde sortie de trajet de régulation (RA2) est reliée à un condensateur (C3).
  4. Circuit de filtrage selon l'une des revendications 1 à 3, caractérisé en ce que
    les condensateurs (C1, C2, C3) sont reliés à la masse (M).
  5. Circuit de filtrage selon l'une des revendications précédentes, caractérisé en ce que
    la borne d'entrée (E) du circuit de filtrage (1) est reliée à une source de tension continue, en particulier une batterie (B).
  6. Circuit de filtrage selon l'une des revendications précédentes, caractérisé en ce que
    les éléments de régulation (V1, V2) sont des transistors.
  7. Circuit de filtrage selon la revendication 6, caractérisé en ce que les transistors sont des transistors à effet de champ.
EP06706268A 2005-01-31 2006-01-17 Circuit de filtrage Active EP1844382B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102005004391A DE102005004391A1 (de) 2005-01-31 2005-01-31 Siebschaltung
PCT/EP2006/000373 WO2006081939A2 (fr) 2005-01-31 2006-01-17 Circuit de filtrage

Publications (2)

Publication Number Publication Date
EP1844382A2 EP1844382A2 (fr) 2007-10-17
EP1844382B1 true EP1844382B1 (fr) 2011-11-16

Family

ID=36709511

Family Applications (1)

Application Number Title Priority Date Filing Date
EP06706268A Active EP1844382B1 (fr) 2005-01-31 2006-01-17 Circuit de filtrage

Country Status (4)

Country Link
EP (1) EP1844382B1 (fr)
DE (1) DE102005004391A1 (fr)
IL (1) IL184839A (fr)
WO (1) WO2006081939A2 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102007052845B4 (de) * 2006-11-23 2016-06-09 Optis Cellular Technology, LLC (n. d. Ges. d. Staates Delaware) Kommunikationsendgerät
CN107608442A (zh) * 2017-09-29 2018-01-19 深圳怡化电脑股份有限公司 一种精密稳压电路

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE422989C (de) * 1925-01-28 1925-12-16 Union Trust Company Giessform zur Herstellung von Durchschuessen und Linien
DE1513501B2 (de) * 1965-07-30 1972-02-24 Siemens AG, 1000 Berlin u. 8000 München Gleichstrom siebschaltungsanordnung mit transistoren
GB1222751A (en) * 1969-03-03 1971-02-17 Comm Consultants Ltd Stabilized d.c. power supply
JPS61173324A (ja) * 1985-01-29 1986-08-05 Matsushita Electric Ind Co Ltd 電源装置
US4870421A (en) * 1987-12-28 1989-09-26 General Electric Company Regulating switch for transmitting modules in a phased array radar
SE9100595D0 (sv) * 1991-03-01 1991-03-01 Carlstedt Elektronik Ab Energifritt kraftaggregat
EP0658004A3 (fr) * 1993-12-07 1996-05-01 Meidensha Electric Mfg Co Ltd Oscillateur à cristal compensé numériquement en température.
US5559423A (en) * 1994-03-31 1996-09-24 Norhtern Telecom Limited Voltage regulator including a linear transconductance amplifier
JPH0830340A (ja) * 1994-07-14 1996-02-02 New Eraa:Kk Ｄｃ−ｄｃコンバータ
EP0744836A3 (fr) * 1995-05-25 1998-03-25 Kabushiki Kaisha Meidensha Oscillateur à cristal compensé en température
DE19922467B4 (de) * 1999-05-18 2006-12-07 Jochen Bihl Verfahren und Vorrichtung zur Trennung von Spannungsquelle und Datenentkopplung bei AS-Interface
DE10149827A1 (de) * 2001-10-09 2003-04-30 Siemens Ag Stabilisierungsschaltung

Also Published As

Publication number Publication date
EP1844382A2 (fr) 2007-10-17
DE102005004391A1 (de) 2006-08-10
IL184839A (en) 2012-06-28
WO2006081939A3 (fr) 2007-06-28
IL184839A0 (en) 2007-12-03
WO2006081939A2 (fr) 2006-08-10

Similar Documents

Publication Publication Date Title
DE3631099C2 (de) CMOS Ausgangsstufe
DE10134874B4 (de) Leitungstreiber
DE102007011715B4 (de) Verstärkeranordnung zum Verstärken eines Signals
DE102004052174B4 (de) Verstärkerschaltung, umfassend einen Verstärker mit tiefpassgefilterter Rückkopplung
DE102004017497A1 (de) Verstärkerschaltung
EP1844382B1 (fr) Circuit de filtrage
WO2011124480A1 (fr) Amplificateur différentiel ayant une plage de tension d'entrée "rail-to-rail"
DE102005055426A1 (de) Schaltungsanordnung mit einem rückgekoppelten, voll-differentiellen Operationsverstärker
DE10064207A1 (de) Schaltungsanordnung zur rauscharmen volldifferenziellen Verstärkung
DE19854847C2 (de) Verstärkeranordnung
DE19604041C1 (de) Schaltungsanordnung zur Erkennung eines durch eine Last fließenden Laststroms
DE102004022991B3 (de) Abtast-Differenzverstärker und Abtast-Verstärker
EP0523266A1 (fr) Miroir à courant intégrable
DE102018116669B4 (de) Verfahren zum Betrieb eines stützkondensatorfreien Low-Drop-Spannungsreglers mit großem Spannungsbereich
EP1078460A1 (fr) Procede et dispositif pour commuter un transistor a effet de champ
EP0696849A2 (fr) Appareil de commande avec un circuit pour sa protection en cas d'interruption de sa connexion de terre
DE102007027448B4 (de) Verstärkerschaltung mit einem Ausgangstransistor zum Treiben einer komplexen Last
EP1198880B1 (fr) Ensemble comprenant un premier amplificateur et un deuxieme amplificateur, dans lequel seulement un au maximum de ces derniers doit a chaque fois etre operationnel
DE102019116700B4 (de) Stützkondensatorfreier Low-Drop-Spannungsregler mit großem Spannungsbereich mit einem DIMOS Transistor und Verfahren zu dessen Betrieb
DE102004025913B3 (de) Integrierte Schaltung
EP1391035B1 (fr) Circuit comportant des transistors a effet de champ en cascade
DE10235447A1 (de) Elektronischer Schalter
DE102018116667B4 (de) Stützkondensatorfreier Low-Drop-Spannungsregler mit großem Spannungsbereich mit einem DIMOS- und einem NMOS-Transistor als Lasttransistor und Spannungsreglersystem
DE3109441A1 (de) Operationsverstaerker mit erhoehter einschwinggeschwindigkeit
EP3387749B1 (fr) Commutateur côté haut pour alimenter en courant au moins un capteur

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20070504

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR MK YU

17Q First examination report despatched

Effective date: 20080129

DAX Request for extension of the european patent (deleted)
RBV Designated contracting states (corrected)

Designated state(s): DE FR GB IT TR

RBV Designated contracting states (corrected)

Designated state(s): DE FR GB IT TR

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB IT TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 502006010597

Country of ref document: DE

Effective date: 20120119

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: TR

Payment date: 20120214

Year of fee payment: 7

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20120817

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 502006010597

Country of ref document: DE

Effective date: 20120817

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 11

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 12

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140117

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 13

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230525

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20240119

Year of fee payment: 19

Ref country code: GB

Payment date: 20240124

Year of fee payment: 19

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20240131

Year of fee payment: 19

Ref country code: FR

Payment date: 20240118

Year of fee payment: 19