EP1844382A2 - Siebschaltung - Google Patents
SiebschaltungInfo
- Publication number
- EP1844382A2 EP1844382A2 EP06706268A EP06706268A EP1844382A2 EP 1844382 A2 EP1844382 A2 EP 1844382A2 EP 06706268 A EP06706268 A EP 06706268A EP 06706268 A EP06706268 A EP 06706268A EP 1844382 A2 EP1844382 A2 EP 1844382A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- sub
- filter circuit
- control
- output
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000003990 capacitor Substances 0.000 claims abstract description 16
- 238000012216 screening Methods 0.000 claims description 6
- 230000005669 field effect Effects 0.000 claims description 3
- 230000033228 biological regulation Effects 0.000 abstract description 9
- 238000001914 filtration Methods 0.000 abstract description 3
- 230000006641 stabilisation Effects 0.000 description 7
- 238000011105 stabilization Methods 0.000 description 7
- 230000005540 biological transmission Effects 0.000 description 2
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
- G05F1/59—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices including plural semiconductor devices as final control devices for a single load
- G05F1/595—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices including plural semiconductor devices as final control devices for a single load semiconductor devices connected in series
Definitions
- the invention relates to a filter circuit for voltage stabilization of a power supply to which several consumers can be connected.
- a data transmission of a spatially separated operating unit should be able to take place via the power supply line.
- the invention has for its object to provide a filter circuit with high control dynamics.
- an RC low-pass circuit is provided such that the gain of the screening characteristics of the RC element is enhanced by the control element.
- the inventive circuit for voltage stabilization can be seen as a low-pass filtering and on the other hand as a regulation of the output voltage.
- the data signal as well as the load changes dl v and dU b , are characterized by the fact that they can have higher-frequency components which are superimposed on the data in the frequency domain.
- these higher-frequency components can be reduced and thus the supply voltage can be smoothed.
- the resistor R 1 of this circuit can be designed very high impedance.
- the FET in particular MOSFET, serves to amplify the low-pass effect and can be understood as a P-controller in the control arrangement.
- bipolar transistors still flows a small emitter base current, which must be considered in the design of the low-pass filter.
- the low base current must be compensated circuit technology by a correspondingly low parallel resistance R 1 .
- the resistor R 1 can then be designed very high impedance.
- the output voltages U 1 and U 3 in FIG. 1 result as the sum of the reference voltage U 2 or U 4 on the capacitor and the almost fixed drain-gate voltage U DG .
- U 1 or U 2 is reduced by the drain-gate voltage U 00 .
- the series connection of two such circuits allows for a further screening of the supply voltage and the gradual adjustment or Targeted reduction of the desired output voltage U 3 with the help of these drain-gate voltages.
- n U 1x the original input voltage
- n the stages of the circuit.
- an inductance can be provided which prevents feedback of the data to the filter circuit and in particular avoids a short circuit on the charging capacitor at the output of the filter circuit according to circuit ground.
- Fig. 1 is a circuit diagram of an embodiment of the inventive filter circuit.
- a first stage S 1 is connected for voltage stabilization.
- the current load of these consumers is summarized in the drawing with I v .
- This first stage S 1 consists of a control element V 1 , which is preferably formed by a transistor, more preferably by a field effect transistor (FET in particular MOSFET).
- the source-drain path forms a controlled system RS 1 .
- Its control path input RE 1 which is formed by the source of the FET, is connected via a terminal E to the battery B.
- the terminal E forms the input terminal of the screening circuit.
- a first resistor R 1 connects the control path input RE 1 with a first control terminal RG 1 of the first control element V 1 of the first stage S 1 , z. B. With the gate of the FET, and together with the capacitor C 1 forms an RC low-pass circuit. The capacitor C 1 is connected between the control terminal RG 1 and the circuit ground M.
- a reference voltage U 2 drops, which forms the voltage U 1 together with the gate-drain voltage of the FET or with the base-collector voltage in the case of using a bipolar transistor.
- the first stage S 1 of the filter circuit 1 for voltage stabilization and screening which is formed by the resistor R 1 , the capacitor C 1 and the control element V 1 , connects the input terminal E in the illustrated preferred embodiment with a second stage S 2 for further voltage stabilization and Screening.
- This second stage S 2 of the filter circuit 1 is constructed analogously to the first step S 1, a second resistance R 2 connects the second control path input RE 2 to the second control terminal RG 2, and a second capacitor C 2 to the control terminal RG 2 is connected and connects this with the circuit ground M.
- the reference voltage U 4 thereby drops across the capacitor C 2 and forms, together with the gate-drain or base-collector voltage of the FET or bipolar transistor, the voltage U 3 .
- a charging capacitor C 3 is preferably arranged, which connects the controlled system output RA 2 of the second control element RE 2 with the circuit ground M.
- an inductance L is provided, which connects the output A to one terminal of the capacitor C 3 and the second controlled system output RA 2 .
- a line X 1 is preferably connected, which serves a not shown spatially separate operating unit with a Supply voltage as well as to supply data.
- the line X 1 z. B be formed by a coaxial cable or a twisted pair cable.
- the data is coupled in at the output A of the filter circuit 1 via a suitable connection.
- the inductance L is used to prevent a feedback of the data on the filter circuit 1 and in particular to prevent a short circuit on the capacitor C 3 to ground.
- the total voltage applied to the output A on the line X 1 is shown in FIG. 1 O recept .
- this filter circuit 1 in preferably two stages, a suitable data transmission is made possible while stabilized power supply of an external device, for. B. an operating unit, which is connected via the line X 1 to a central unit.
- the invention is not limited to the illustrated and described embodiment.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Networks Using Active Elements (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102005004391A DE102005004391A1 (de) | 2005-01-31 | 2005-01-31 | Siebschaltung |
PCT/EP2006/000373 WO2006081939A2 (de) | 2005-01-31 | 2006-01-17 | Siebschaltung |
Publications (2)
Publication Number | Publication Date |
---|---|
EP1844382A2 true EP1844382A2 (de) | 2007-10-17 |
EP1844382B1 EP1844382B1 (de) | 2011-11-16 |
Family
ID=36709511
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP06706268A Active EP1844382B1 (de) | 2005-01-31 | 2006-01-17 | Siebschaltung |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP1844382B1 (de) |
DE (1) | DE102005004391A1 (de) |
IL (1) | IL184839A (de) |
WO (1) | WO2006081939A2 (de) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102007052845B4 (de) * | 2006-11-23 | 2016-06-09 | Optis Cellular Technology, LLC (n. d. Ges. d. Staates Delaware) | Kommunikationsendgerät |
CN107608442A (zh) * | 2017-09-29 | 2018-01-19 | 深圳怡化电脑股份有限公司 | 一种精密稳压电路 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE422989C (de) * | 1925-01-28 | 1925-12-16 | Union Trust Company | Giessform zur Herstellung von Durchschuessen und Linien |
DE1513501B2 (de) * | 1965-07-30 | 1972-02-24 | Siemens AG, 1000 Berlin u. 8000 München | Gleichstrom siebschaltungsanordnung mit transistoren |
GB1222751A (en) * | 1969-03-03 | 1971-02-17 | Comm Consultants Ltd | Stabilized d.c. power supply |
JPS61173324A (ja) * | 1985-01-29 | 1986-08-05 | Matsushita Electric Ind Co Ltd | 電源装置 |
US4870421A (en) * | 1987-12-28 | 1989-09-26 | General Electric Company | Regulating switch for transmitting modules in a phased array radar |
SE9100595D0 (sv) * | 1991-03-01 | 1991-03-01 | Carlstedt Elektronik Ab | Energifritt kraftaggregat |
EP0658004A3 (de) * | 1993-12-07 | 1996-05-01 | Meidensha Electric Mfg Co Ltd | Digitaler temperaturkompensierter Quarzoszillator. |
US5559423A (en) * | 1994-03-31 | 1996-09-24 | Norhtern Telecom Limited | Voltage regulator including a linear transconductance amplifier |
JPH0830340A (ja) * | 1994-07-14 | 1996-02-02 | New Eraa:Kk | Dc−dcコンバータ |
EP0744836A3 (de) * | 1995-05-25 | 1998-03-25 | Kabushiki Kaisha Meidensha | Temperaturkompensierter Kristalloszillator |
DE19922467B4 (de) * | 1999-05-18 | 2006-12-07 | Jochen Bihl | Verfahren und Vorrichtung zur Trennung von Spannungsquelle und Datenentkopplung bei AS-Interface |
DE10149827A1 (de) * | 2001-10-09 | 2003-04-30 | Siemens Ag | Stabilisierungsschaltung |
-
2005
- 2005-01-31 DE DE102005004391A patent/DE102005004391A1/de not_active Withdrawn
-
2006
- 2006-01-17 EP EP06706268A patent/EP1844382B1/de active Active
- 2006-01-17 WO PCT/EP2006/000373 patent/WO2006081939A2/de active Application Filing
-
2007
- 2007-07-25 IL IL184839A patent/IL184839A/en not_active IP Right Cessation
Non-Patent Citations (1)
Title |
---|
See references of WO2006081939A3 * |
Also Published As
Publication number | Publication date |
---|---|
DE102005004391A1 (de) | 2006-08-10 |
IL184839A (en) | 2012-06-28 |
IL184839A0 (en) | 2007-12-03 |
EP1844382B1 (de) | 2011-11-16 |
WO2006081939A3 (de) | 2007-06-28 |
WO2006081939A2 (de) | 2006-08-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69423488T2 (de) | Spannungsregler | |
DE102017126060B4 (de) | Ansteuerschaltung für ein transistorbauelement | |
DE102004017497A1 (de) | Verstärkerschaltung | |
EP2529482A1 (de) | Differenzverstärker mit einem rail-to-rail-eingangsspannungsbereich | |
DE69413235T2 (de) | In verschiedene Konfigurationen umschaltbarer Operationsverstärker | |
EP1844382B1 (de) | Siebschaltung | |
DE19630393A1 (de) | Elektrische Signalverarbeitungsschaltung | |
DE10064207A1 (de) | Schaltungsanordnung zur rauscharmen volldifferenziellen Verstärkung | |
DE102005055426A1 (de) | Schaltungsanordnung mit einem rückgekoppelten, voll-differentiellen Operationsverstärker | |
DE19854847C2 (de) | Verstärkeranordnung | |
DE102008008831B4 (de) | Strombegrenzte Spannungsquelle mit weitem Eingangsstrombereich | |
DE102004022991B3 (de) | Abtast-Differenzverstärker und Abtast-Verstärker | |
DE60133068T2 (de) | Differentiell angeordnetes transistorpaar mit mitteln zur degeneration der transkonduktanz | |
EP1078460A1 (de) | Verfahren und vorrichtung zum umschalten eines feldeffekttransistors | |
EP1391035B1 (de) | Schaltungsanordnung mit kaskadierten feldeffekttransistoren | |
DE102013013528A1 (de) | Leistungsverstärkerschaltung | |
EP0779702B1 (de) | Elektrische Schaltungsanordnung zur Umformung einer Eingangsspannung | |
DE10054971B4 (de) | Pufferschaltung und Halteschaltung | |
DE69713266T2 (de) | Oszillator mit einer startschaltung | |
EP2628063B1 (de) | Stromausgangsstufe mit automatischer aktiv-passiv umschaltung | |
DE102019116700B4 (de) | Stützkondensatorfreier Low-Drop-Spannungsregler mit großem Spannungsbereich mit einem DIMOS Transistor und Verfahren zu dessen Betrieb | |
WO2017097497A1 (de) | High-side-schalter für die stromversorgung mindestens eines sensors | |
DE102007027448A1 (de) | Verstärkerschaltung mit einem Ausgangstransistor zum Treiben einer komplexen Last | |
DE3109441A1 (de) | Operationsverstaerker mit erhoehter einschwinggeschwindigkeit | |
WO1993010588A1 (de) | Verpolschutzanordnung für leistungsendstufen-transistoren |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20070504 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL BA HR MK YU |
|
17Q | First examination report despatched |
Effective date: 20080129 |
|
DAX | Request for extension of the european patent (deleted) | ||
RBV | Designated contracting states (corrected) |
Designated state(s): DE FR GB IT TR |
|
RBV | Designated contracting states (corrected) |
Designated state(s): DE FR GB IT TR |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB IT TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 502006010597 Country of ref document: DE Effective date: 20120119 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: TR Payment date: 20120214 Year of fee payment: 7 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20120817 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 502006010597 Country of ref document: DE Effective date: 20120817 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 11 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 12 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20140117 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 13 |
|
P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20230525 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20240119 Year of fee payment: 19 Ref country code: GB Payment date: 20240124 Year of fee payment: 19 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IT Payment date: 20240131 Year of fee payment: 19 Ref country code: FR Payment date: 20240118 Year of fee payment: 19 |