EP1832146A1 - Demi-produit et composants supports fondes sur le demi-produit - Google Patents

Demi-produit et composants supports fondes sur le demi-produit

Info

Publication number
EP1832146A1
EP1832146A1 EP05813683A EP05813683A EP1832146A1 EP 1832146 A1 EP1832146 A1 EP 1832146A1 EP 05813683 A EP05813683 A EP 05813683A EP 05813683 A EP05813683 A EP 05813683A EP 1832146 A1 EP1832146 A1 EP 1832146A1
Authority
EP
European Patent Office
Prior art keywords
semifinished product
vias
holes
plated
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP05813683A
Other languages
German (de)
English (en)
Inventor
Georg Busch
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Gigaset Communications GmbH
Original Assignee
Gigaset Communications GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Gigaset Communications GmbH filed Critical Gigaset Communications GmbH
Publication of EP1832146A1 publication Critical patent/EP1832146A1/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0286Programmable, customizable or modifiable circuits
    • H05K1/0287Programmable, customizable or modifiable circuits having an universal lay-out, e.g. pad or land grid patterns or mesh patterns
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0393Flexible materials
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/115Via connections; Lands around holes or via connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/095Conductive through-holes or vias
    • H05K2201/09609Via grid, i.e. two-dimensional array of vias or holes in a single plane
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42Plated through-holes or plated via connections

Abstract

L'invention concerne un demi-produit (2) ainsi qu'un composant support (1) ainsi obtenu, destiné à des images de couplage électriques placées dessus, l'objectif de l'invention étant fabriquer de manière peu coûteuse et rapide un prototype ou des petites séries. A cet effet, le demi-produit (2) comprend un matériau support de base, présentant une forme plate, par exemple flexible, des contacts (7) traversants formés par des nanotrous de raccordement, disposés dans la totalité de sa partie plate à une vitesse constante. Ledit composant peut être réalisé avec un seul moule pour l'éclairage, ce qui permet la formation des nanotrous de raccordement. Grâce à ce composant, des images de circuit présentant un aspect souhaité sur leurs surfaces peuvent être réalisées.
EP05813683A 2004-12-28 2005-11-03 Demi-produit et composants supports fondes sur le demi-produit Withdrawn EP1832146A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102004063112 2004-12-28
PCT/EP2005/055725 WO2006069843A1 (fr) 2004-12-28 2005-11-03 Demi-produit et composants supports fondes sur le demi-produit

Publications (1)

Publication Number Publication Date
EP1832146A1 true EP1832146A1 (fr) 2007-09-12

Family

ID=36168525

Family Applications (1)

Application Number Title Priority Date Filing Date
EP05813683A Withdrawn EP1832146A1 (fr) 2004-12-28 2005-11-03 Demi-produit et composants supports fondes sur le demi-produit

Country Status (2)

Country Link
EP (1) EP1832146A1 (fr)
WO (1) WO2006069843A1 (fr)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004098256A1 (fr) * 2003-04-29 2004-11-11 Senseair Ab Procede de traitement d'un substrat mince film

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3408630A1 (de) * 1984-03-09 1985-09-12 Hoechst Ag, 6230 Frankfurt Verfahren und schichtmaterial zur herstellung durchkontaktierter elektrischer leiterplatten
US4720915A (en) * 1986-03-25 1988-01-26 True Grid, Ltd. Printed circuit board and process for its manufacture
FR2612356A1 (fr) * 1987-03-13 1988-09-16 Thomson Csf Carte de circuit imprime pour la realisation de prototypes
US4829404A (en) * 1987-04-27 1989-05-09 Flexmark, Inc. Method of producing a flexible circuit and master grid therefor
DE9401092U1 (de) * 1993-04-21 1995-01-05 Will Werner Schaltungsträger mit Zusatzkontaktierelementen
US6774486B2 (en) * 2001-10-10 2004-08-10 Micron Technology, Inc. Circuit boards containing vias and methods for producing same

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004098256A1 (fr) * 2003-04-29 2004-11-11 Senseair Ab Procede de traitement d'un substrat mince film

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of WO2006069843A1 *

Also Published As

Publication number Publication date
WO2006069843A1 (fr) 2006-07-06

Similar Documents

Publication Publication Date Title
EP0004899B1 (fr) Procédé pour établir des connexions électriquement conductrices et sans oscillations entre des circuits imprimés sur la surface arrière d'une plaque à circuits et des ressorts de contact des réglettes à ressorts de contact, aussi bien que réglette à ressorts de contact appropriée
DE60102624T2 (de) Verbindungsstruktur für Leiterplatten und Methode zur Verbindung von einer Leiterplatte
DE3610821C2 (fr)
DE3020196C2 (de) Mehrebenen-Leiterplatte und Verfahren zu deren Herstellung
DE69923205T2 (de) Leiterplattenanordnung und verfahren zu ihrer herstellung
DE2418954A1 (de) Beschaltungseinheit
DE2539925A1 (de) Verfahren zur herstellung einer mehrschichtigen gedruckten schaltungsplatte
DE19511300A1 (de) Antennenstruktur
EP0106990A1 (fr) Elément pour faire contact entre des plaquettes à circuit imprimé
DE3411973A1 (de) Plattenmaterial zur herstellung flexibler gedruckter schaltungstraeger, verfahren zur herstellung flexibler gedruckter schaltungstraeger und nach diesem verfahren hergestellter flexibler gedruckter schaltungstraeger
DE69833495T2 (de) Herstellungsvefahren für eine mehrschichtige leiterplatte
DE1085209B (de) Gedruckte elektrische Leiterplatte
DE3512237A1 (de) Mehrschichtige flexible schaltungsanordnung mit verbindungsvorrichtungen zwischen den schichten
DE102018212310A1 (de) Heterogene Leiterplatte und Verfahren zur Herstellung einer heterogenen Leiterplatte
EP1832146A1 (fr) Demi-produit et composants supports fondes sur le demi-produit
EP0992065B1 (fr) Film utilise comme substrat de circuits integres
DE3336130A1 (de) Elektrischer schalter
DE102011004543A1 (de) Impulswiderstand, Leiterplatte und elektrisches oder elektronisches Gerät
DE60201537T2 (de) Elektrische verbindungsanordnung für elektronische bauteile
DE2627297C2 (de) Mehrschichtige, gedruckte Schaltungsplatte
DE19540570A1 (de) Leiterplatte und Verfahren zu ihrer Herstellung
DE4232666C1 (de) Verfahren zum Herstellen von Leiterplatten
CH630211A5 (en) Method for designing electrically conductive layers for producing printed circuits, as well as a multilayer base material for carrying out the method
DE1936853B2 (de) Mehrlagige gedruckte schaltung
DE1916308A1 (de) Traegerplatte fuer gedruckte Schaltungen

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20070523

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

DAX Request for extension of the european patent (deleted)
17Q First examination report despatched

Effective date: 20080313

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20080603