Classifications

• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L27/00—Modulated-carrier systems
  • H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
  • H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
  • H04L27/38—Demodulator circuits; Receiver circuits
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04B—TRANSMISSION
  • H04B7/00—Radio transmission systems, i.e. using radiation field
  • H04B7/14—Relay systems
  • H04B7/15—Active relay systems
  • H04B7/185—Space-based or airborne stations; Stations for satellite systems
  • H04B7/1851—Systems using a satellite or space-based relay
  • H04B7/18517—Transmission equipment in earth stations
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L1/00—Arrangements for detecting or preventing errors in the information received
  • H04L1/0001—Systems modifying transmission characteristics according to link quality, e.g. power backoff
  • H04L1/0015—Systems modifying transmission characteristics according to link quality, e.g. power backoff characterised by the adaptation strategy
  • H04L1/0016—Systems modifying transmission characteristics according to link quality, e.g. power backoff characterised by the adaptation strategy involving special memory structures, e.g. look-up tables
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L1/00—Arrangements for detecting or preventing errors in the information received
  • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
  • H04L1/0045—Arrangements at the receiver end
  • H04L1/0047—Decoding adapted to other signal detection operation
  • H04L1/005—Iterative decoding, including iteration between signal detection and decoding operation
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L27/00—Modulated-carrier systems
  • H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
  • H04L27/22—Demodulator circuits; Receiver circuits
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L27/00—Modulated-carrier systems
  • H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
  • H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L27/00—Modulated-carrier systems
  • H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
  • H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
  • H04L27/36—Modulator circuits; Transmitter circuits
  • H04L27/366—Arrangements for compensating undesirable properties of the transmission path between the modulator and the demodulator

Definitions

• the present invention generally relates to communications systems and, more particularly, to satellite-based communications systems.
• hierarchical modulation can be used in a satellite system as a way to continue to support existing legacy receivers yet also provide a growth path for offering new services.
• a backward-compatible hierarchical modulation based satellite system permits additional features, or services, to be added to the system without requiring existing users to buy new satellite receivers.
• at least two signals e.g., an upper layer (UL) signal and a lower layer (LL) signal, are added together to generate a synchronously modulated satellite signal for transmission.
• the LL signal provides additional services
• the UL signal provides the legacy services
• the UL signal is, in effect, the same signal that was transmitted before — thus, the satellite transmission signal can continue to evolve with no impact to users with legacy receivers.
• a user who already has a legacy receiver can continue to use the legacy receiver until such time that the user decides to upgrade to a receiver, or box, that can recover the LL signal to provide the additional services.
• the received signal is sequentially decoded, i.e., the received signal is first processed to recover data conveyed in the UL signal, which is then used to recover data conveyed in the LL signal.
• the received signal is first demodulated and the upper layer (UL) is decoded therefrom — this provides the data conveyed in the UL.
• This data i.e., the decoded UL signal
• the re-encoded UL signal is then subtracted from the demodulated received signal to uncover the LL signal, which is then decoded to recover the data conveyed therein.
• the demodulation and decoding of the LL signal depends on the UL signal.
• a receiver receives a hierarchical modulation based received signal, which comprises at least a first signal layer and a second signal layer, and simultaneously recovers therefrom data conveyed in the first signal layer and data conveyed in the second signal layer.
• a satellite communications system comprises a transmitter, a satellite transponder and a receiver.
• the transmitter transmits an uplink hierarchical modulation based signal to the satellite transponder, which broadcasts the hierarchical modulation based signal downlink to a receiver.
• the receiver processes the received hierarchical modulation based signal such that data conveyed in the UL and data conveyed in the LL are simultaneously recovered therefrom.
• a satellite communications system comprises a transmitter, a satellite transponder and a receiver.
• the transmitter transmits an uplink hierarchical modulation based signal to the satellite transponder, which broadcasts the hierarchical modulation based signal downlink to a receiver.
• the receiver processes the received hierarchical modulation based signal such that the UL and the LL are processed independently of each other.
• a receiver for receiving a hierarchical modulation based signal comprising at least a first signal layer and a second signal layer constructs a look-up table of soft metric values.
• the receiver receives a training signal from an endpoint and calculates soft metric values as a function of a combined signal space and the received training signal, wherein the combined signal space is a combination of a signal space of the first signal layer and a signal space of the second signal layer.
• the receiver then stores the calculated soft metric values in the look-up table.
• FIG. 1 shows an illustrative satellite communications system embodying the principles of the invention
• FIG. 2 shows an illustrative block diagram of a transmission path through satellite 15 of FIG. 1;
• FIG. 3 shows an illustrative embodiment for implementing hierarchical modulation in transmitter 5 of FIG. 1;
• FIG. 4 show an illustrative symbol constellation for use in the upper layer and the lower layer;
• FIG. 5 shows an illustrative symbol constellation for a hierarchical modulation based signal
• FIG. 6 shows another illustrative embodiment for implementing hierarchical modulation in transmitter 5 of FIG. 1;
• FIG. 7 shows an illustrative block diagram of a receiver in accordance with the principles of the invention.
• FIG. 8 shows an illustrative block diagram of simultaneous demodulator/decoder 320 of FIG. 7 in accordance with the principles of the invention
• FIG. 9 shows an illustrative block diagram of demodulator 330 of FIG. 8;
• FIG. 10 shows an illustrative signal space
• FIG. 11 shows an illustrative log-likelihood look-up table in accordance with the principles of the invention
• FIG. 12 shows an illustrative symbol constellation
• FIGs. 13 and 14 illustrate log-likelihood calculations
• FIG. 15 shows an illustrative flow chart for use in receiver 30 of FIG. 1;
• FIG. 16 shows another illustrative embodiment in accordance with the principles of the invention.
• satellite transponders such as a radio-frequency (rf) front- end, or receiver section, such as a low noise block downconverter, formatting and source encoding methods (such as Moving Picture Expert Group (MPEG)-2 Systems Standard (ISO/IEC 13818-1)) for generating transport bit streams and decoding methods such as log- likelihood ratios, soft-input-soft-output (SISO) decoders, Viterbi decoders are well-known and not described herein.
• MPEG Moving Picture Expert Group
• ISO/IEC 13818-1 ISO/IEC 13818-1
• decoding methods such as log- likelihood ratios, soft-input-soft-output (SISO) decoders, Viterbi decoders are well-known and not described herein.
• FIG. 1 An illustrative communications system 50 in accordance with the principles of the invention is shown in FIG. 1.
• Communications system 50 includes transmitter 5, satellite channel 25, receiver 30 and television (TN) 35.
• TN television
• Transmitter 5 receives a number of data streams as represented by signals 4-1 through 4-K and provides a hierarchical modulation based signal 6 to satellite transmission channel 25.
• these data streams represent control signaling, content (e.g., video), etc., of a satellite TV system and may be independent of each other or related to each other, or a combination thereof.
• the hierarchical modulation based signal 6 has K layers, where K ⁇ 2. It should be noted that the words “layer” and “level” are used interchangeably herein.
• Satellite channel 25 includes a transmitting antenna 10, a satellite 15 and a receiving antenna 20.
• Transmitting antenna 10 (representative of a ground transmitting station) provides hierarchical modulation based signal 6 as uplink signal 11 to satellite 15. Referring briefly to FIG. 2, an illustrative block diagram of the transmission path through satellite 15 for a signal is shown.
• Satellite 15 includes an input filter 155, a traveling wave tube amplifier (TWTA) 165 and an output filter 175.
• the uplink signal 11 is first filtered by input filter 155, then amplified for retransmission by TWTA 165.
• the output signal from TWTA 165 is then filtered by output filter 175 to provide downlink signal 16 (which is typically at a different frequency than the uplink signal).
• satellite 15 provides for retransmission of the received uplink signal via downlink signal 16 to a broadcast area.
• This broadcast area typically covers a predefined geographical region, e.g., a portion of the continental United States. Turning back to FIG.
• downlink signal 16 is received by receiving antenna 20, which provides a received signal 29 to receiver 30, which, in accordance with the principles of the invention, demodulates and simultaneously decodes received signal 29 to provide, e.g., content to TV 35 for viewing thereon.
• transmitter 5 may further predistort the signal before transmission to compensate for non-linearities in the channel.
• FIG. 3 An illustrative block diagram of a hierarchical modulator for use in transmitter 5 is shown in FIG. 3.
• Hierarchical modulation is simply described as a synchronous modulation system where a lower layer signal is synchronously embedded into an upper layer signal so as to create a higher order modulation alphabet.
• the hierarchical modulation transmitter comprises UL encoder 105, UL modulator 115, LL encoder 110, LL modulator 120, multipliers (or amplifiers) 125 and 130, combiner (or adder) 135 and up converter 140.
• the upper layer (UL) path is represented by UL encoder 105, UL modulator 115 and amplifier 125; while the lower layer (LL) path is represented by LL encoder 110, LL modulator 120 and amplifier 130.
• UL signal refers to any signal in the UL path and will be apparent from the context. For example, in the context of FIG. 3, this is one or more of the signals 4-1, 106 and 116.
• LL signal refers to any signal in the LL path. Again, in the context of FIG. 3, this is one of more of the signals 4-2, 111 and 121.
• each of the encoders implement known error detection/correction codes (e.g., convolutional or trellis codes; concatenated forward error correction (FEC) scheme, where a rate 1/2, 2/3, 4/5 or 6/7 convolutional code is used as an inner code, and a Reed Solomon code is used as an outer code; LDPC codes (low density parity check codes); etc.).
• FEC forward error correction
• LDPC codes low density parity check codes
• signal 4-2 is applied to LL encoder 110, which provides an encoded signal 111 to LL modulator 120.
• signal 4-1 is applied to UL encoder 105, which provides an encoded signal 106 to UL modulator 115.
• Encoded signal 106 represents N bits per symbol interval T; while encoded signal 111 represents M bits per symbol interval T, where N may, or may not, equal M.
• Modulators 115 and 120 modulate their respective encoded signals to provide modulated signals 116 and 121, respectively. It should be noted that since there are two modulators, 115 and 120, the modulation can be different in the UL path and the LL path.
• An illustrative symbol constellation 89 for use in both the UL and the LL is shown in FIG. 4.
• signal space 89 is merely illustrative and that symbol constellations of other sizes and shapes can be used.
• the output signals from UL modulator 115 and LL modulator 120 are ftirther adjusted in amplitude by a predefined UL gain and a predefined LL gain via amplifiers 125 and 130, respectively.
• the gains of the lower and upper layer signals determine the ultimate placement of the points in the signal space.
• the UL gain may be set to unity, i.e., 1, while the LL gain may be set to .5.
• the UL signal and the LL signal are then combined via combiner, or adder, 135, which provides combined signal 136.
• the resulting signal space 79 also referred to herein as the combined signal space 79, comprises 16 symbols, each symbol located at a particular signal point in the signal space and associated with a particular four bits.
• symbol 83 is associated with the four bit sequence "01 01".
• the lower two bit portion 81 is associated with the UL and specifies a quadrant of signal space 79; while the upper two bit portion 82 is associated with the LL and specifies a subquadrant of the quadrant specified by two bit portion 81.
• the LL signal effectively looks like noise on the UL signal.
• combined signal space 79 is representative of the concept and the distances between symbols therein is not to scale.
• the combined signal 136 is applied to up converter 140, which provides multi-level modulated signal 6 at the appropriate transmission frequency.
• FIG. 6 another illustrative embodiment for implementing hierarchical modulation in transmitter 5 is shown.
• FIG. 6 is similar to FIG. 3 except that hierarchical modulator 180 performs the mapping of the lower layer and upper layer bits into the combined signal space.
• the upper layer may be a QPSK (quadrature phase-shift keying) signal space, while the lower layer is a BPSK (binary phase-shift keying) signal space.
• receiver 30 demodulates and decodes received signal 29 to provide, e.g., content to TN 35 for viewing thereon.
• An illustrative portion of receiver 30 in accordance with the principles of the invention is shown in FIG. 7.
• Receiver 30 includes front end filter 305, analog-to-digital converter 310 and simultaneous demodulator/decoder 320.
• Front end filter 305 down-converts and filters received signal 29 to provide a near base-band signal to A/D 310, which samples the down converted signal to convert the signal to the digital domain and provide a sequence of samples 311 (also referred to as hierarchical signal 311) to simultaneous demodulator/decoder 320.
• simultaneous demodulator/decoder 320 provides UL signal 321-1 and LL signal 321-2.
• Unified demodulator/decoder 320 comprises UL demodulator 330, UL decoder 335, log likelihood ratio (LLR) look-up table (LUT) 570 and LL decoder 340.
• Hierarchical signal 311 is applied to UL demodulator 330, which demodulates this signal and provides therefrom a demodulated UL signal as represented by demodulated UL signal point stream 333.
• UL demodulator 330 includes digital resampler 415, matched filter 420, derotator 425, timing recovery element 435 and carrier recovery element 440.
• Hierarchical signal 311 is applied to digital resampler 415, which resamples hierarchical signal 311 using UL timing signal 436, which is provided by timing recovery element 435, to provide resampled hierarchical signal 316.
• Resampled hierarchical signal 316 is applied to matched filter 420.
• the latter is a band-pass filter for filtering resampled hierarchical signal 316 about the UL carrier frequency to provide a filtered signal to both derotator 425 and the above-mentioned timing recovery element 435, which generates therefrom UL timing signal 436.
• Derotator 425 derotates, i.e., removes the carrier from the filtered signal to provide a demodulated UL signal point stream 333.
• Carrier recover element 440 uses the demodulated UL signal point stream 333 to recover therefrom UL carrier signal 332, which is applied to derotator 425.
• UL decoder 335 acts in a complementary fashion to corresponding UL encoder 105 of transmitter 5 and decodes the demodulated UL signal point stream 333 to provide UL signal 321-1.
• UL signal 321-1 represents the data conveyed on the upper layer, e.g., as represented by signal 4-1 of FIG. 3. It should be observed that UL decoder 321-1 recovers the data conveyed in the UL by, in effect, treating the LL signal as noise on the UL signal. In other words, UL decoder 321-1 operates as if UL signal 321-1 represents symbols selected from signal space 89 of FIG. 4.
• UL signal point stream 333 is also provided to LLR LUT 570.
• UL signal point stream 333 is a stream of received signal points, each received signal point having an in- phase (I RE C) component (572) and a quadrature (Q R E C ) component (571) in a signal space. This is further illustrated in FIG. 10 for a received signal point z, where:
• LLR LUT 570 stores a LUT 599 of precomputed LLR values as illustrated in FIG. 11.
• each row of LUT 599 is associated with a particular I component value (an I row value), while each column of LUT 599 is associated with a particular Q component value (a Q column value).
• LUT 599 has L rows and J columns.
• LLR LUT 570 quantizes the I R E C and Q R E C component values of a received signal point to form an input address, which is used as an index into LUT 599 for selecting therefrom a respective precomputed LLR.
• Each symbol interval, T, the selected LLR is provided via signal 396 to LL decoder 340.
• LLR 598 would be selected and provided via signal 396 to LL decoder 340 of FIG. 8.
• z))/(prob (b i 0 ) z))]; (2) where b,- is the ith bit and z is the received signal point in the signal space.
• the LLR for a given bit and received signal point are defined as:
• the LLR for a given received signal point z is a function of z, the target symbols M, and the rms noise level ⁇ .
• An LLR is also one example of a "soft metric.”
• FIG. 12 shows an illustrative symbol constellation.
• a 4 symbol QPSK (quadrature phase shift keyed) constellation is shown, however, it should be noted that other sizes and shapes of symbol constellations could also have been used, e.g., 3 bits for 8-PSK, 4 bits for 16-QAM, a hierarchical 16-QAM, etc.
• FIG. 12 there are four symbols in the signal space 89, each symbol associated with a particular two bit mapping [bl, b0].
• FIG. 13 a received signal point z is shown in relation to the symbols of signal space 89. It can be observed from FIG.
• the received signal point z is located at different distances di from each of the symbols of signal space 89.
• the received signal point z is located a distance d 4 from the symbol associated with the two bit mapping "01."
• the LLR(bO) is: ln[(probability bO is one)/(probability bO is zero)]; or (5 A) ln[(probability (symbol 01 or 1 l))/(probability (symbol 00 or 10))]; or (5B) ln[ ⁇ exp(-d 4 2 /(2 ⁇ 2 ))+exp(-d 3 2 /(2 ⁇ 2 )) ⁇ / ⁇ exp(-d 2 2 /(2 ⁇ 2 ))+ exp(-d 1 2 /(2 ⁇ 2 )) ⁇ ].
• LLR LUT 570 i.e., LUT 599
• LLR LUT 570 is initialized to a set of hierarchical LLR values 573.
• these are calculated a priori with respect to the combined symbol constellation such as the one illustrated in FIG. 5 and shown again in FIG. 14.
• the LLRs for the LL are determined — not with respect to the LL signal space (e.g., signal space 89 of FIG. 4) — but with respect to the combined signal space (e.g., signal space 79 of FIG. 5).
• a distance between each symbol of signal space 79 and the received signal point z is determined and used in calculating an LLR.
• receiver 30 may perform the calculations by using, e.g., a training signal, provided by transmitter 5 either during start-up, or reinitialization, of communications between the two endpoints (transmitter 5 and receiver 30).
• a training signal is a predefined signal, e.g., a predefined symbol sequence that is known a priori to the receiver.
• a predefined "handshaking" sequence may further be defined, where the endpoints exchange signaling before communicating data therebetween.
• the calculations may be performed remotely, e.g., at the location of transmitter 5 and sent to receiver 30 via an in-band or out-of-band signaling channel (this could even be via a dial-up facility (wired and/or wireless) (not shown)).
• LL decoder 340 receives the sequence of LLRs (the soft input data), via signal 396, and provides therefrom LL signal 321-2.
• LL decoder 340 operates in a complementary fashion to that of LL encoder 110. It should also be noted that LL decoder 340 may also be a soft-input-soft-output decoder, and provide soft output values, which are then additionally processed (not shown) to form LL signal 321-2.
• receiver 30 directly determines the LL signal from a received hierarchical modulation based signal. This is referred to herein as a simultaneous mode of decoding.
• the UL signal point stream 333 is processed to generate soft input data, e.g., LLRs, to recover therefrom the LL data.
• receiver 30 processes the received hierarchical modulation based signal such that the UL and the LL are processed independently of each other.
• FIG. 15 shows an illustrative flow chart in accordance with the principles of the invention of a process for use in receiver 30 of FIG. 1.
• receiver 30 begins (or restarts) communications with transmitter 5 and receives a predefined hierarchical modulation based training signal comprising predefined UL symbols and LL symbols.
• receiver 30 calculates hierarchical LLRs from the received training signal with respect to the combined signal space 79.
• receiver 30 stores the calculated hierarchical LLRs in LLR LUT 570.
• receiver 30 switches to a data communications mode and begins to receive data transmitted from transmitter 5 of FIG. 1.
• LL decoder 340 may receive signal points as represented by signal point stream 333 and, as such, further process the received signal point data to derive therefrom LLRs as described above, e.g., LLR decoder 340 includes LLR LUT 570.
• LLR decoder 340 includes LLR LUT 570.
• UL demodulator 330 may be modified to include therein LLR LUT 570 for providing the soft metrics to LL decoder 340.
• FIG. 16 Another illustrative embodiment of the inventive concept is shown in FIG. 16. However, only those portions relevant to the inventive concept are shown. For example, analog-digital converters, filters, decoders, etc., are not shown for simplicity.
• an integrated circuit (IC) 705 for use in a receiver includes simultaneous demodulator/decoder 320 and at least one register 710, which is coupled to bus 751. The latter provides communication to, and from, other components of the receiver as represented by processor 750.
• Register 710 is representative of one, or more, registers of IC 705, where each register comprises one, or more, bits as represented by bit 709.
• the registers, or portions thereof, of IC 705 may be read-only, write-only or read/write.
• simultaneous demodulator/decoder 320 simultaneously decodes a received hierarchically modulated signal and at least one bit, e.g., bit 709 of register 710, is a programmable bit that can be set by, e.g., processor 750, for controlling this operating mode.
• IC 705 receives an IF signal 701 for processing via an input pin, or lead, of IC 705.
• a derivative of this signal, 311 is applied to simultaneous demodulator/decoder 320.
• the latter provides output signals 321-1 through 321 -K as described above.
• Simultaneous demodulator/decoder 320 is coupled to register 710 via internal bus 711, which is representative of other signal paths and/or components of IC 705 for interfacing simultaneous demodulator/decoder 320 to register 710 as known in the art.
• internal bus 711 is representative of other signal paths and/or components of IC 705 for interfacing simultaneous demodulator/decoder 320 to register 710 as known in the art.
• receiver 30 may be located further upstream in a distribution system, e.g., at a head-end, which then retransmits the content to other nodes and/or receivers of a network.
• UL decoder 335 and LL decoder 340 may be external to element 320, which then is essentially a demodulator that provides a demodulated signal.
• receiver 30 may be a part of TV 35. It is therefore to be understood that numerous modifications may be made to the illustrative embodiments and that other arrangements may be devised without departing from the spirit and scope of the present invention as defined by the appended claims.

Applications Claiming Priority (2)

Publications (1)

Family

ID=33435146

Family Applications (3)

Family Applications After (2)

Country Status (8)

Families Citing this family (32)

Family Cites Families (26)

• 2004
  • 2004-04-24 BR BRPI0410010-7A patent/BRPI0410010A/pt not_active IP Right Cessation
  • 2004-04-24 JP JP2006514254A patent/JP4603536B2/ja not_active Expired - Fee Related
  • 2004-04-24 EP EP04751224A patent/EP1620987A2/de not_active Ceased
  • 2004-04-24 DE DE602004016312T patent/DE602004016312D1/de not_active Expired - Lifetime
  • 2004-04-24 JP JP2006514253A patent/JP4642753B2/ja not_active Expired - Fee Related
  • 2004-04-24 CN CNB2004800121585A patent/CN100512244C/zh not_active Expired - Fee Related
  • 2004-04-24 BR BRPI0410036-0A patent/BRPI0410036A/pt not_active IP Right Cessation
  • 2004-04-24 KR KR1020057020943A patent/KR20060010780A/ko not_active Application Discontinuation
  • 2004-04-24 US US10/554,580 patent/US7464318B2/en active Active
  • 2004-04-24 WO PCT/US2004/013733 patent/WO2004100475A2/en active Application Filing
  • 2004-04-24 KR KR1020057021037A patent/KR101051213B1/ko not_active IP Right Cessation
  • 2004-04-24 WO PCT/US2004/013735 patent/WO2004100478A2/en active Application Filing
  • 2004-04-24 EP EP04751222A patent/EP1620984B1/de not_active Expired - Lifetime
  • 2004-04-24 CN CNA200480012039XA patent/CN1784878A/zh active Pending
  • 2004-04-30 BR BRPI0410013-1A patent/BRPI0410013A/pt not_active IP Right Cessation
  • 2004-04-30 WO PCT/US2004/013647 patent/WO2004100479A1/en active Application Filing
  • 2004-04-30 JP JP2006514226A patent/JP4516959B2/ja not_active Expired - Fee Related
  • 2004-04-30 EP EP04751170A patent/EP1620986A1/de not_active Withdrawn
  • 2004-04-30 CN CN2004800123241A patent/CN1784877B/zh not_active Expired - Fee Related
  • 2004-04-30 KR KR1020057020978A patent/KR20060010781A/ko not_active Application Discontinuation

Non-Patent Citations (2)

Also Published As

Similar Documents

Legal Events