EP1467474B1 - Circuit d'interface pour opérer des charges capacitives - Google Patents

Circuit d'interface pour opérer des charges capacitives Download PDF

Info

Publication number
EP1467474B1
EP1467474B1 EP04006568A EP04006568A EP1467474B1 EP 1467474 B1 EP1467474 B1 EP 1467474B1 EP 04006568 A EP04006568 A EP 04006568A EP 04006568 A EP04006568 A EP 04006568A EP 1467474 B1 EP1467474 B1 EP 1467474B1
Authority
EP
European Patent Office
Prior art keywords
load
circuit
transistor
cfl
interface circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP04006568A
Other languages
German (de)
English (en)
Other versions
EP1467474A2 (fr
EP1467474A3 (fr
Inventor
Klaus Fischer
Josef Kreittmayr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Osram GmbH
Original Assignee
Patent Treuhand Gesellschaft fuer Elektrische Gluehlampen mbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Patent Treuhand Gesellschaft fuer Elektrische Gluehlampen mbH filed Critical Patent Treuhand Gesellschaft fuer Elektrische Gluehlampen mbH
Publication of EP1467474A2 publication Critical patent/EP1467474A2/fr
Publication of EP1467474A3 publication Critical patent/EP1467474A3/fr
Application granted granted Critical
Publication of EP1467474B1 publication Critical patent/EP1467474B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B41/00—Circuit arrangements or apparatus for igniting or operating discharge lamps
    • H05B41/14—Circuit arrangements
    • H05B41/36—Controlling
    • H05B41/38—Controlling the intensity of light
    • H05B41/39—Controlling the intensity of light continuously
    • H05B41/392—Controlling the intensity of light continuously using semiconductor devices, e.g. thyristor
    • H05B41/3921—Controlling the intensity of light continuously using semiconductor devices, e.g. thyristor with possibility of light intensity variations
    • H05B41/3924—Controlling the intensity of light continuously using semiconductor devices, e.g. thyristor with possibility of light intensity variations by phase control, e.g. using a triac
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B41/00—Circuit arrangements or apparatus for igniting or operating discharge lamps
    • H05B41/14—Circuit arrangements
    • H05B41/26—Circuit arrangements in which the lamp is fed by power derived from dc by means of a converter, e.g. by high-voltage dc
    • H05B41/28—Circuit arrangements in which the lamp is fed by power derived from dc by means of a converter, e.g. by high-voltage dc using static converters
    • H05B41/288—Circuit arrangements in which the lamp is fed by power derived from dc by means of a converter, e.g. by high-voltage dc using static converters with semiconductor devices and specially adapted for lamps without preheating electrodes, e.g. for high-intensity discharge lamps, high-pressure mercury or sodium lamps or low-pressure sodium lamps
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B41/00—Circuit arrangements or apparatus for igniting or operating discharge lamps
    • H05B41/14—Circuit arrangements
    • H05B41/26—Circuit arrangements in which the lamp is fed by power derived from dc by means of a converter, e.g. by high-voltage dc
    • H05B41/28—Circuit arrangements in which the lamp is fed by power derived from dc by means of a converter, e.g. by high-voltage dc using static converters
    • H05B41/282—Circuit arrangements in which the lamp is fed by power derived from dc by means of a converter, e.g. by high-voltage dc using static converters with semiconductor devices
    • H05B41/285—Arrangements for protecting lamps or circuits against abnormal operating conditions
    • H05B41/2851—Arrangements for protecting lamps or circuits against abnormal operating conditions for protecting the circuit against abnormal operating conditions
    • H05B41/2853—Arrangements for protecting lamps or circuits against abnormal operating conditions for protecting the circuit against abnormal operating conditions against abnormal power supply conditions
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S315/00—Electric lamp and discharge devices: systems
    • Y10S315/04—Dimming circuit for fluorescent lamps

Definitions

  • the invention relates to a circuit arrangement for the operation of capacitive loads on the grid using the example of electrical ballasts for lamps, especially low-pressure discharge lamps.
  • Circuit arrangements for operating low-pressure discharge lamps are known in many designs.
  • I. d. R. include a rectifier circuit for rectifying an AC power supply and for charging a capacitor often referred to as a smoothing capacitor.
  • the voltage applied to this capacitor DC voltage is used to power an inverter or inverter (hereinafter inverter), which operates the low-pressure discharge lamp.
  • inverter inverter
  • Similar designs are also known for other lamp types, for example in the form of electronic transformers for halogen lamps.
  • the invention more generally relates to circuit arrangements for the operation of capacitive loads, the term "capacitive" meaning the so-called smoothing capacitor at the input of the inverter. Under capacitive loads in the following, in particular, those lamps are to be understood, which are equipped with an electrical ballast with capacitive properties.
  • the EP 1 045 623 A2 discloses a dimmer for a dimmable lighting system powered by a mains supply and connectable to at least one discharge lamp driver, the dimmer being configured to short-circuit or connect to the mains supply depending on the mains voltage.
  • the invention is based on the technical problem of specifying a circuit arrangement for the operation of capacitive loads on the grid, which creates extended possibilities of use for the loads, in particular for electric lamps.
  • an interface circuit for operating a capacitive load to a power supply circuit in particular a Phasenanroughsdimmer, provided, which is characterized in that the interface circuit comprises a first switch which is designed to short-circuit the input of the load when no mains supply to the input of Load takes place.
  • the invention is directed to an electronic ballast for a lamp with an integrated interface circuit of the type mentioned above for operating the lamp on a phase-angle dimmer.
  • the lamp is preferably a low-pressure discharge lamp, but the invention is applicable to other lamp types such. As high-pressure discharge lamps or halogen lamps transferable.
  • capacitive loads such as low-pressure discharge lamps (CFL), which are operated on mains supply circuits with a non-constant power supply, such. B. when dimming, instabilities. This manifests itself, for example, in CFLs by a flicker, which is generally perceived as disturbing.
  • CFL low-pressure discharge lamps
  • a further disadvantage is that in most pumping circuits, the pumping power depends on the instantaneous voltage of the DC intermediate circuit and thus asymmetries of the dimmer between two consecutive mains half-waves can increase due to positive feedback characteristics of the pumping circuit used, which can lead to significant flicker phenomena.
  • the basic idea of the invention is to make the mentioned capacitive loads compatible with dimmer circuits by means of an interface circuit and thereby to avoid the mentioned instabilities.
  • the invention is directed in particular to the operation of phase angle dimmers, which encounter difficulties in capacitive loads as a result of the temporally unsteady current consumption of the capacitive load - that is, the instantaneous value of the applied AC voltage is greater than the voltage applied to the capacitor.
  • the interface circuit according to the invention should also allow in the remaining times a current flow through the Phasenanterrorismsdimmer, so that a current contained in the dimmer timer is traversed by this stream.
  • a switch preferably a first transistor
  • the interface circuit is always turned on when the AC line voltage reaches its zero crossing.
  • the switching on of the transistor can alternatively be done a short time after the zero crossing.
  • the first switch is preferably immediately switched off again as soon as the instantaneous value of the mains voltage is applied to the load.
  • the control of the switch is preferably carried out via a second switch, preferably via a second transistor.
  • this second transistor is connected to the load input via two resistors to the mains supply itself (ie before the rectification).
  • the second transistor can practically "read" the input voltage at the load and determine when power is applied and the switch is to be turned on or off without being disturbed by the rectifier circuit or filter capacitances.
  • the interface circuit according to the invention further comprises a control circuit which evaluates a signal provided by the mains supply, preferably the supply voltage itself. For this purpose, the duty cycle of the first transistor is evaluated and generates a signal proportional thereto, which is used to control the power consumption of the load.
  • the control circuit comprises a parallel connection of a series circuit having a third resistor and a third transistor whose base is connected to the base of the first transistor, a second smoothing capacitor and a fourth resistor, wherein the parallel circuit is connected in series with a fifth resistor, wherein the tap of the control signal for controlling the power consumption of the load between the fourth resistor and the fifth resistor is provided.
  • the fifth resistor can be connected in series with said parallel circuit parallel to the load.
  • it is possible to integrate the fifth resistor for example, in the inverter provided for supplying the load.
  • the fifth resistor can be low-impedance, so that voltage losses can be reduced.
  • the embodiment according to Fig. 5 directed.
  • the functional principle described above can be used for all common mains voltages independent of the actual input circuit of loads. It is suitable both for loads with a bridge rectification in the input and a single screening or smoothing capacitance as well as for other input circuits, for example at least two diodes and at least two smoothing capacitors (so-called “3D-2C circuit” cf. Fig. 4b or "voltage doubler” cf. Fig. 4c ) exhibit.
  • 3D-2C circuit cf. Fig. 4b or "voltage doubler” cf. Fig. 4c
  • an array of 2 capacitors and 3 diodes is used.
  • two capacitors are connected to the mains via two diodes and connected to the inverter circuit.
  • the load can be made available twice the total network peak voltage, which allows, for example, lamps that are designed for a 220 V network to operate on a 110 V mains supply.
  • the interface circuit according to the invention can be designed separately in a separate housing in order, for example, to connect it to a dimmer in parallel to a plurality of capacitive partial loads. As a result, several capacitive loads can be operated cost-effectively without integrated interface function on a dimmer.
  • Fig. 1 An example of the use of the interface circuit according to the invention is in Fig. 1 shown.
  • On display is a circuit in which a CFL compact fluorescent lamp is operated via an AC mains supply.
  • the load CFL is supplied from this voltage source via a phase gating dimmer (between points N and P).
  • Phase gating dimmers provide a periodic power supply to the load, which is enabled by firing a circuit breaker Triac via a variable timer Diac, TR, TC.
  • the timer can also in the non-conductive state of the circuit breaker (ie if no mains voltage is applied to the load) work.
  • phase shifts occur, for example, which shift the ignition times in each power half-wave and can ultimately lead to undesired flicker phenomena or the like in the load.
  • FIG. 3 shows schematically such a construction for the operation of several lamps CFL (CFL 1, CFL 2, CFL 3) on a single dimmer using a separate interface circuit IF.
  • FIG. 4a The function of the interface circuit is based on FIG. 4a in which an exemplary circuit structure is shown which realizes the above-described principle of operation.
  • the AC line voltage is converted in a rectifier GL into a pulsating DC voltage.
  • a capacitor C1 is charged via a diode D1 and the rectifier GL to the peak value of the input voltage applied to the load and provides, for example, a non-descript inverter INV (or inverter) a DC voltage available in this in a high-frequency AC voltage to supply a Low-pressure discharge lamp CFL with specified lamp current is converted.
  • INV inverter
  • the interface circuit IF is described in in FIG. 4 shown by the resistors R1, R2, R3, R4, the diode D1, the resistors R5, R6, and the transistors T1 and T2 formed.
  • the switching path of the first transistor T1 runs in series with the diode D1 in parallel with the smoothing capacitor C1, which supplies the voltage necessary for the inverter circuit INV to generate a high-frequency alternating voltage for the lamp CFL.
  • the transistor shorts the supply inputs of the load.
  • a second transistor T2 is used to turn on or off the transistor T1 and is connected to its collector (via a resistor R5) to the base of the transistor T1.
  • the switching path of the second transistor T2 runs parallel to the series circuit of the resistor R5 and the control path from the first transistor T1 (T2 thus turns off T1 and on).
  • the first transistor can be turned off by turning on the second transistor.
  • the operation of the circuit is the following:
  • the transistor T1 forms in the on state via the bridge rectifier GL a short circuit between the two power input terminals.
  • the polarity of the diode D1 prevents the transistor T1 in the on state also short-circuits the capacitor C1.
  • the arrangement of the transistor T1 at the output of the bridge rectifier GL ensures that the input impedance of the load (CFL) both positive and negative half cycles of the AC line voltage (VS, see FIG. 1 ) is reduced to a minimum ("short cut").
  • T1 is turned on when the transistor T2 is turned off via the resistors R5 and R6.
  • T1 can also be turned on by a time-continuous signal available in the load or inverter INV (for example, the supply of a control IC present in the inverter INV).
  • transistor T1 When T2 is turned on by a positive, sufficiently large voltage drop across R3 via R4, transistor T1 is turned off.
  • the resistors R4 and R5 serve to improve the switching behavior of T2 and T1.
  • T1 Due to the inverting function of T2 it is achieved that T1 always during the time ta (see. Fig. 2 ) is switched on, in which the instantaneous value of the mains AC voltage VS is present above the dimmer and the triac provided as a switching element in the dimmer is not conductive.
  • transistor T1 a low-power transistor may be used which, although it must have a breakdown voltage greater than the maximum mains voltage VS, to which, however, no critical requirements with respect to the current carrying capacity and current amplification.
  • the switching transistor transistor T2 is usually operated with a small base / emitter voltage of about 0.6 V.
  • this voltage is temperature dependent, so that as a result of the operation of the circuit and the associated temperature change, the switching voltage may vary (for example, between 0.4 V and 0.6 V). Therefore, if necessary, measures could be taken to compensate for the temperature-dependent fluctuation of the control voltage.
  • a Zener diode in series with that in FIG. 4a shown resistor R4 are switched. As a result, the voltage dropping across R3 (for example, around 20 V) can be increased so that the relative fluctuation of the voltage required to turn on the transistor T2 is reduced.
  • FIG. 4b shows a variant of the input circuit, in which the in FIG. 4a shown single capacitor C1 is replaced by a circuit of three diodes D2 - D4 and 2 capacitors C1a, C1b ("2C-3D circuit"). During operation, a serial charge of the two capacitors takes place in this (buffer) circuit.
  • the interface function as a separate device IF are constructed without load, it is necessary to feed the current required to turn on the transistor T1 via a resistor from an additional capacitor.
  • this capacitor may have a relatively small capacitance, since it does not have to provide the energy for feeding a load but only the power for controlling T1 over R6.
  • An example of such a circuit is shown in FIG Figure 4c shown.
  • the load is connected to the network via an input circuit consisting of two diodes D2, D3 and two capacitors C1a, C1b, serving as a "voltage doubler".
  • the interface circuit is connected in parallel and includes a capacitor C3 (mentioned above).
  • the invention can also be used to control the power consumption of a load.
  • CFL load
  • CFL low-pressure discharge lamp
  • the size of the setpoint should be inversely proportional to the phase angle (large setpoint with low phase angle); in this way you get at the in FIG. 5 shown arrangement with "little" dimming (ie high brightness in a lamp) a high target value and vice versa.
  • said signal is derived from the duty cycle of the transistor T1.
  • This duty cycle corresponds to the ratio of the times ta (triac off) and tb (triac partly switched on) within a network half-cycle (cf. FIG. 2a ).
  • FIG. 5 An exemplary circuit for implementing this control is shown in FIG. 5 shown. Shown is an embodiment in which the interface circuit IF (as in FIG. 4 ) is integrated in the load and is connected between rectifier GL and smoothing capacitor C1. Between interface circuit IF and smoothing capacitor C1, a control circuit REG is connected as part of the interface circuit IF or separately from this.
  • the control unit comprises a third transistor T3 whose base is connected to the collector of the second transistor T2 (via the resistor R7) and which is part of a parallel connection of a further smoothing capacitor C2 and a resistor R10 in series with the resistor R9. This parallel circuit is connected in series with a further resistor R8, so that this series connection is parallel to the smoothing capacitor C2.
  • To control the power consumption of the lamp CFL smoothed by the capacitor C2 voltage drop is coupled via a line as a control signal DL.
  • the resistors R7, R8, R9 and R10 and the smoothing capacitor C2 and the transistor T3 are used.
  • a maximum value for the signal DL propagated to the inverter INV is defined.
  • This signal DL is used in the inverter as a setpoint value for a regulation or control of the power consumption of the load or the brightness of a lamp CFL.
  • This size DL can then be in the inverter INV z. B. be processed via an integrated circuit that regulates the power consumption (brightness) of the lamp CFL accordingly.
  • the maximum value of DL defined by R8 and R10 defines the maximum power consumption of the load or the maximum brightness of the lamp.

Claims (8)

  1. Circuit (F) d'interface pour faire fonctionner une charge (CFL) capacitive sur un circuit d'alimentation du secteur, notamment un variateur à retard de phase, qui a un premier transistor (T1) conçu pour court-circuiter l'entrée de la charge (CFL) lorsqu'il n'y a pas d'alimentation du secteur à l'entrée de la charge (CFL),
    caractérisé en ce qu'il est prévu un circuit (REG) de commande conçu pour exploiter un signal produit par le circuit d'alimentation du secteur et pour produire, sur la base du rapport de cycle du premier transistor (T1), un signal (DL) qui y est proportionnel pour commander la puissance absorbée par la charge (CFL), le circuit (REG) de commande comprenant un circuit parallèle constitué d'un circuit série composé d'une troisième résistance (R9) et d'un troisième transistor (T3) dont la base est reliée à la base du premier transistor (T1), un condensateur (T2) de lissage et une quatrième résistance (R10), le circuit parallèle étant monté en série avec une cinquième résistance (R8), le prélèvement du signal (DL) de commande pour commander la puissance absorbée par la charge étant prévu entre la quatrième résistance (R10) et la cinquième résistance (R8).
  2. Circuit d'interface suivant la revendication 1, caractérisé en outre en ce qu'il est prévu un deuxième commutateur (T2) conçu pour mettre fin au court-circuit de l'entrée de la charge (CFL) lorsqu'une alimentation du secteur s'applique à l'entrée de la charge (CFL).
  3. Circuit d'interface suivant la revendication 2, caractérisé en ce que le deuxième commutateur est un deuxième transistor (T2).
  4. Circuit d'interface suivant la revendication 3, caractérisé en ce que la base du deuxième transistor (T2) est reliée à respectivement une entrée côté secteur d'un redresseur (GL) par une première et une deuxième résistances (R1, R2).
  5. Circuit d'interface suivant la revendication 1, caractérisé en ce que le signal du circuit d'alimentation du secteur est la tension (VS) d'alimentation.
  6. Circuit d'interface suivant l'une des revendications précédentes, qui est réalisé séparément de la charge (CFL1, CFL2, CFL3) et de l'alimentation du secteur dans une structure séparée.
  7. Circuit pour faire fonctionner des charges capacitives, notamment des lampes à décharge à basse pression, sur le secteur ayant un variateur à retard de phase, qui a un disjoncteur (Triac) et un élément temporisateur (Diac, TR, TC), et la charge (CFL) capacitive, caractérisé en ce qu'il est prévu un circuit d'interface suivant l'une des revendications 1 à 6 entre la charge (CFL) et le variateur à retard de phase.
  8. Ballast électronique pour une lampe ayant un circuit d'interface intégré suivant l'une des revendications 1 à 6 pour le fonctionnement sur un variateur à retard de phase.
EP04006568A 2003-04-04 2004-03-18 Circuit d'interface pour opérer des charges capacitives Expired - Lifetime EP1467474B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10315473 2003-04-04
DE10315473A DE10315473A1 (de) 2003-04-04 2003-04-04 Schnittstellenschaltung zum Betrieb von kapazitiven Lasten

Publications (3)

Publication Number Publication Date
EP1467474A2 EP1467474A2 (fr) 2004-10-13
EP1467474A3 EP1467474A3 (fr) 2005-12-14
EP1467474B1 true EP1467474B1 (fr) 2008-07-02

Family

ID=32864352

Family Applications (1)

Application Number Title Priority Date Filing Date
EP04006568A Expired - Lifetime EP1467474B1 (fr) 2003-04-04 2004-03-18 Circuit d'interface pour opérer des charges capacitives

Country Status (8)

Country Link
US (1) US7129648B2 (fr)
EP (1) EP1467474B1 (fr)
JP (1) JP4518475B2 (fr)
KR (1) KR101070949B1 (fr)
CN (1) CN100525049C (fr)
CA (1) CA2462631A1 (fr)
DE (2) DE10315473A1 (fr)
TW (1) TWI362232B (fr)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10315474A1 (de) * 2003-04-04 2004-10-21 Patent-Treuhand-Gesellschaft für elektrische Glühlampen mbH Verfahren zum Variieren der Leistungsaufnahme von kapazitiven Lasten
US7126287B2 (en) * 2004-10-16 2006-10-24 Osram Sylvania Inc. Lamp with integral voltage converter having phase-controlled dimming circuit with fuse-resistor network for reducing RMS load voltage
DE102005018793A1 (de) * 2005-04-22 2006-10-26 Patent-Treuhand-Gesellschaft für elektrische Glühlampen mbH Elektronisches Vorschaltgerät mit Phasendimmererkennung
US20080203934A1 (en) 2005-05-09 2008-08-28 Koninklijke Philips Electronics, N.V. Method and Circuit for Enabling Dimming Using Triac Dimmer
EP2183946A1 (fr) * 2007-07-24 2010-05-12 A.C. Pasma Holding B.V. Procédé et circuit de commande de courant pour faire fonctionner une lampe à décharge de gaz électronique
US8829812B2 (en) * 2008-04-04 2014-09-09 Koninklijke Philips N.V. Dimmable lighting system
GB0811713D0 (en) 2008-04-04 2008-07-30 Lemnis Lighting Patent Holding Dimmer triggering circuit, dimmer system and dimmable device
NL2002602C2 (en) * 2009-03-09 2010-09-13 Ledzworld B V Power driver for a light source.
EP2257124B1 (fr) * 2009-05-29 2018-01-24 Silergy Corp. Circuit de connexion d'un circuit d'éclairage basse consommation à un variateur
DE102009033280A1 (de) * 2009-07-15 2011-03-24 Tridonic Gmbh & Co Kg Niedervoltversorgung für Betriebsgeräte im Standby-Zustand
DE102009051968B4 (de) 2009-11-04 2013-02-21 Insta Elektro Gmbh Verfahren zur Übertragung einer Steuerinformation von einem Steuergerät zu einer Lampeneinheit, ein dafür geeignetes Beleuchtungssystem, sowie Lampeneinheit
US20120106216A1 (en) * 2010-04-29 2012-05-03 Victor Tzinker Ac-dc converter with unity power factor
KR100995996B1 (ko) 2010-05-20 2010-11-22 심규상 전자식 스위치의 동작 전원공급장치
EP2741586A1 (fr) * 2010-11-04 2014-06-11 Cirrus Logic, Inc. Détermination du passage à zéro approximatif de tension d'entrée de convertisseur de puissance de commutation
US8319451B2 (en) * 2011-02-10 2012-11-27 Osram Sylvania Inc. Two light level control circuit
CN104851726B (zh) * 2015-05-11 2018-03-30 广东小天才科技有限公司 按键结构及具有该按键结构的电子设备

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4876497A (en) * 1988-09-20 1989-10-24 Hc Power, Inc. Power factor corrector
JPH1022078A (ja) * 1996-07-06 1998-01-23 Horiuchi Denshi Sekkei:Kk 蛍光灯用リモートスイッチ
JP3532760B2 (ja) * 1998-04-01 2004-05-31 松下電器産業株式会社 放電ランプ点灯装置
IL129405A0 (en) * 1999-04-13 2000-02-17 Ein Hashofet Electrical Access A dimmer and dimming lighting system
JP2001052886A (ja) * 1999-08-12 2001-02-23 Toshiba Lighting & Technology Corp 点灯装置および照明装置
JP4505944B2 (ja) * 2000-05-11 2010-07-21 パナソニック電工株式会社 電源装置
IL147578A (en) * 2002-01-10 2006-06-11 Lightech Electronics Ind Ltd Lamp transformer for use with an electronic dimmer and method for use thereof for reducing acoustic noise

Also Published As

Publication number Publication date
US7129648B2 (en) 2006-10-31
US20040195977A1 (en) 2004-10-07
TW200503586A (en) 2005-01-16
JP2004311435A (ja) 2004-11-04
CN100525049C (zh) 2009-08-05
KR101070949B1 (ko) 2011-10-06
EP1467474A2 (fr) 2004-10-13
CN1536751A (zh) 2004-10-13
KR20040086816A (ko) 2004-10-12
EP1467474A3 (fr) 2005-12-14
JP4518475B2 (ja) 2010-08-04
DE10315473A1 (de) 2004-10-21
CA2462631A1 (fr) 2004-10-04
TWI362232B (en) 2012-04-11
DE502004007468D1 (de) 2008-08-14

Similar Documents

Publication Publication Date Title
EP1467474B1 (fr) Circuit d'interface pour opérer des charges capacitives
DE3243316C2 (de) Elektronisches Vorschaltgerät für Gasentladungslampen zum Steuern der Leistungsaufnahme derselben
DE60024215T2 (de) Modulares hochfrequenz-vorschaltgerät
DE69828862T2 (de) Mittels eines triacs dimmbare kompakte leuchtstofflampe mit niedrigem leistungsfaktor
DE602005002987T2 (de) Entladungslampenvorrichtung für mehrere Gasentladungslampen
EP1465330B1 (fr) Procédé et circuit pour varier la consommation de puissance de charges capacitives
EP1654913A1 (fr) Ballast pour au moins une lampe a decharge a haute pression, procede pour faire fonctionner une telle lampe et systeme d'eclairage comprenant une telle lampe
WO1993012631A1 (fr) Circuit pour actionner une ou plusieurs lampe(s) a decharge a basse pression
EP0422255A1 (fr) Ballast électronique
DE3829388A1 (de) Schaltungsanordnung zum betrieb einer last
EP0439240B1 (fr) Ballast électronique
EP1465465B1 (fr) Ballast électronique avec un circuit en pont complet
DE19708791A1 (de) Steuerschaltung und elektronisches Vorschaltgerät mit einer derartigen Steuerschaltung
EP0641148B1 (fr) Ballast électronique pour alimenter une charge, par exemple une lampe
EP2335459B1 (fr) Circuit et procédé pour faire varier la lumière émise par un élément luminescent
EP0634087B1 (fr) Ballast electronique pour une lampe luminescente a gaz
DE102020102530B4 (de) Elektronische Zweidraht-Heimautomationssteuerungsvorrichtung
WO2008104431A1 (fr) Montage et procédé d'adaptation de puissance de lampes à décharge haute pression
DE4335375B4 (de) Netzgerät zur Speisung einer Gasentladungslampe
WO2014172734A1 (fr) Circuit pour faire fonctionner des diodes électroluminescentes
DE19903015A1 (de) Dimmbares Vorschaltgerät für Kaltkathoden-Fluoreszenzlampen
WO2004015865A1 (fr) Circuit de regulation de deux charges independantes fonctionnant a l'aide d'une tension alternative redressee
EP0585727B1 (fr) Onduleur avec deux capacités de filtrage en série
DE202009006038U1 (de) Dimmerschaltung
DE3912457A1 (de) Schaltungsanordnung zur leistungsanpassung ueber stromabhaengige widerstaende und schaltglieder fuer niederdruckentladungslampen

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL LT LV MK

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL LT LV MK

RIC1 Information provided on ipc code assigned before grant

Ipc: 7H 05B 41/392 B

Ipc: 7H 02M 5/453 A

17P Request for examination filed

Effective date: 20060109

AKX Designation fees paid

Designated state(s): BE DE FR GB IT NL

17Q First examination report despatched

Effective date: 20060918

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): BE DE FR GB IT NL

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REF Corresponds to:

Ref document number: 502004007468

Country of ref document: DE

Date of ref document: 20080814

Kind code of ref document: P

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20090403

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 502004007468

Country of ref document: DE

Ref country code: DE

Ref legal event code: R409

Ref document number: 502004007468

Country of ref document: DE

REG Reference to a national code

Ref country code: DE

Ref legal event code: R409

Ref document number: 502004007468

Country of ref document: DE

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 502004007468

Country of ref document: DE

Owner name: OSRAM GMBH, DE

Free format text: FORMER OWNER: OSRAM GESELLSCHAFT MIT BESCHRAENKTER HAFTUNG, 81543 MUENCHEN, DE

Effective date: 20111213

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20120328

Year of fee payment: 9

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 502004007468

Country of ref document: DE

Owner name: OSRAM GMBH, DE

Free format text: FORMER OWNER: OSRAM AG, 81543 MUENCHEN, DE

Effective date: 20130205

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20130321

Year of fee payment: 10

Ref country code: FR

Payment date: 20130408

Year of fee payment: 10

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: BE

Payment date: 20130320

Year of fee payment: 10

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 502004007468

Country of ref document: DE

Owner name: OSRAM GMBH, DE

Free format text: FORMER OWNER: OSRAM GMBH, 81543 MUENCHEN, DE

Effective date: 20130822

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20140318

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20141128

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140318

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140318

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140331

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20220126

Year of fee payment: 19

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20230215

Year of fee payment: 20

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 502004007468

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20231003

REG Reference to a national code

Ref country code: NL

Ref legal event code: MK

Effective date: 20240317