EP1227563B1 - Méthode de recharge d'une batterie - Google Patents

Méthode de recharge d'une batterie Download PDF

Info

Publication number
EP1227563B1
EP1227563B1 EP01310890.7A EP01310890A EP1227563B1 EP 1227563 B1 EP1227563 B1 EP 1227563B1 EP 01310890 A EP01310890 A EP 01310890A EP 1227563 B1 EP1227563 B1 EP 1227563B1
Authority
EP
European Patent Office
Prior art keywords
current
charge
circuit
output
battery
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP01310890.7A
Other languages
German (de)
English (en)
Other versions
EP1227563A3 (fr
EP1227563A2 (fr
Inventor
Antti Ruha
Tarmo Ruotsalainen
Jussi-Pekka Tervaluoto
Jani Kauppinen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nytell Software LLC
Original Assignee
Nytell Software LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nytell Software LLC filed Critical Nytell Software LLC
Publication of EP1227563A2 publication Critical patent/EP1227563A2/fr
Publication of EP1227563A3 publication Critical patent/EP1227563A3/fr
Application granted granted Critical
Publication of EP1227563B1 publication Critical patent/EP1227563B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M10/00—Secondary cells; Manufacture thereof
    • H01M10/42—Methods or arrangements for servicing or maintenance of secondary cells or secondary half-cells
    • H01M10/44—Methods for charging or discharging
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/36—Arrangements for testing, measuring or monitoring the electrical condition of accumulators or electric batteries, e.g. capacity or state of charge [SoC]
    • G01R31/382—Arrangements for monitoring battery or accumulator variables, e.g. SoC
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/007—Regulation of charging or discharging current or voltage
    • H02J7/00712—Regulation of charging or discharging current or voltage the cycle being controlled or terminated in response to electric parameters
    • H02J7/007182—Regulation of charging or discharging current or voltage the cycle being controlled or terminated in response to electric parameters in response to battery voltage
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/0003—Details of control, feedback or regulation circuits
    • H02M1/0009—Devices or circuits for detecting current in a converter
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E60/00—Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
    • Y02E60/10—Energy storage using batteries

Definitions

  • This invention relates generally to battery charging circuitry and methods and, more particularly, relates to methods and apparatus for measuring a battery charging current, as well as a battery discharging current.
  • a battery charging circuit of most interest to these teachings is one used with a wireless terminal, also referred to as mobile station or as a personal communicator.
  • a wireless terminal also referred to as mobile station or as a personal communicator.
  • a relatively high current is required to be measured and monitored, typically in the range of several hundred milliamps (mA) or even more.
  • Fig. 1 conventional practice places a series resistance (Rmeas) between a source of charging current, shown as a charger 1, and the associated charger switch (Msw) 2.
  • Msw is coupled to the battery 3 to be recharged.
  • the battery charging current (Ich) flows through Rmeas, and the resulting voltage drop (Vmeas) across Rmeas is sensed for controlling the charging cycle.
  • an analog-to-digital converter (ADC) 4 may be used to convert Vmeas to an a digital representation, which in turn may be used to modulate the pulse width of a signal output from a pulse width modulator (PWM) 5.
  • PWM pulse width modulator
  • Vmeas may also be employed as a measurement of the battery voltage.
  • the output of the PWM 5 can be used directly, or it can be further modified by a charging controller 6, to provide a switching signal (Vcntrl) to Msw.
  • Vcntrl switching signal
  • the feedback loop from Rmeas to Vcntrl could be implemented in an entirely analog fashion, or in a mixed analog/digital fashion.
  • Rmeas is required to be a low ohmic value, high precision resistor. Due to the significant current flow through Rmeas it must also be large physically in order to dissipate the resulting heat. The use of a physically large resistor implies that a separate, discrete component be used, as opposed to an integrated component, which increases the cost as well as the complexity of the manufacturing and testing operations. Furthermore, Rmeas must be carefully located so as not to excessively heat adjacent circuit components. In addition, because of the low ohmic value of Rmeas the resulting voltage drop Vmeas is also small, which can require the use of high resolution ADC 4 to obtain an accurate measurement of Ich.
  • US6154012 there is disclosed a circuit that measures a mirror current passing through an input as a battery charges.
  • the circuit includes a power transistor and a sense transistor.
  • the circuit further includes a comparator, a voltage source, a first transistor, and a second transistor.
  • the negative terminal of comparator is coupled to a negative terminal of the battery, and the positive terminal of comparator is coupled to the input through which the mirror current travels.
  • the negative terminal of the battery is coupled to the source of power transistor.
  • the current used to charge the battery passes through power transistor.
  • the input through which the mirror current travels is coupled to the source of the sense transistor.
  • the input through which the mirror current travels is also coupled through the first transistor to the voltage source.
  • Fig. 2 for showing a circuit diagram, partially in block diagram form, of a battery charger circuit in accordance with the teachings of the parent application. Elements that are also found in Fig. 1 are numbered accordingly.
  • a scaled down replica of the charging current Ich is generated with the aid of a servo-control circuit embodied as components Mrep 10, Adiff 12 and Mctl 14.
  • the current Irep, not Ich, is passed through a measurement resistor Rmeas2.
  • the replica of the charging current Irep is an accurate representation of the actual charging current Ich, as Msw 2 and Mrep 10 have the same terminal potentials at their respective input nodes, as well as at their respective output nodes (N1 and N2).
  • both of the transistors Msw 2 and Mrep 10 see the same voltage at their input terminal and at their gate (G) terminal (or Vcntl), and their respective outputs (N1 and N2) are at the same voltage potential due to the feedback formed by the servo-circuit.
  • the differential amplifier Adiff 12 which outputs a difference signal representing the difference between the potentials appearing at nodes N1 and N2, in combination with transistor Mctl 14, forces the potential at node N2 to equal the potential at node N1, As a result, Irep equals Ich/N, where N is a scaling factor or ratio that is described next.
  • the current scaling is achieved by reducing the size (the channel Width/Length ratio of a MOS transistor) of the current replicating transistor or device Mrep 10 by the scaling factor or ratio N with respect to the Width/Length ratio of the charging transistor or device Msw 2.
  • N is greater than unity.
  • N is greater than about 10, and more preferably is greater than about 100.
  • the scaling factor or ratio (N) is in a range on the order of, for example, about 100 to about 1000.
  • This procedure also enables a significantly smaller sized physical resistance element to be employed.
  • the use of a smaller physical resistor element enables the resistor to be integrated into, for example, an energy management integrated circuit, thereby eliminating the requirement to provide a separate physical resistor.
  • the integrated resistance is employed for Rmeas2 it may be desirable to provide either analog/resistor calibration or digital calibration of the output of the ADC 4.
  • the charging transistor Msw, the current replication transistor Mrep and the control device Mctl can be NMOS-type devices, or PMOS-type devices, and may further be either NPN or PNP devices.
  • BJTs bipolar junction transistors
  • the replica current scaling is achieved with appropriate ratioing of the charging transistor Msw and the current replication transistor Mrep emitter areas. All of these variations can be made to function according to these teachings by providing the corresponding suitable polarity for the differential amplifier Adiff 12.
  • the optimum choice of device type is, in general, application and semiconductor technology dependent.
  • a floating sense amplifier (not shown) is preferably employed for buffering Vmeas2 prior to application to the ADC 4 (shown in Fig. 1 ).
  • the position of the measurement resistor Rmeas2 and the control device Mctl can also be interchanged to realize a single-ended measurement of Vmeas2, as depicted in the embodiment shown in Fig. 3 .
  • the power dissipation in the measurement resistor (Rmeas2) and the voltage range can be chosen independently using the scaling of the current replication transistor Mrep 10 (by N) and the measurement resistor Rmeas2 (by M). It is thus possible to simultaneously realize a low power dissipation and a wide voltage range by selecting the scaling factors accordingly.
  • the low power dissipation in Rmeas2 enables a physically smaller sized external or integrated resistor to be used, while the increased measurement voltage range relaxes the offset and accuracy requirements of the sense amplifier and the ADC 4 converter.
  • a suitable number of bits of resolution for the ADC 4 is 10 bits, although more or less than 10 bits can be employed.
  • the discharge circuit can be constructed in accordance with the embodiment shown in Fig. 2 , or in accordance with the single-ended measurement embodiment shown in Fig. 3 .
  • the measurement resistance Rmeas2 is used to sense the battery discharge current (Idisch), which is reflected in the magnitude of Vmeas2.
  • the discharge current in combination with a measurement of the voltage across the battery 3, is useful for predicting the amount of battery capacity that remains.
  • the battery discharge current can be reduced, if needed, during the discharge test.
  • the charger transistor or device Msw and the replication transistor or device Mrep can be operated by Vcntrl in a switched fashion so that they are turned on and off by Vcntrl,
  • Vcntrl is generated as a DC voltage with an adjustable voltage value to vary the conduction through Msw and Mrep.
  • this latter option maybe less desirable for some applications, as operation in the linear mode will generally consume more power and generate more heat than operation in the switched mode, as is well known.
  • FIG. 5 for showing a circuit diagram, partially in block diagram form, of a battery charger circuit in accordance with the teachings of this invention. Elements that are also found in Figs. 1, 2 , 3 and 4 are numbered accordingly.
  • a scaled down replica of the charging current is generated with the aid of a sigma-delta loop 28 containing current replication or copier transistor Mrep 10, a low pass filter (lpf) 32 fed from a summing junction 30, a comparator 34, a digital filter 36, a coder/Dynamic Element Matching (DEM) block 40, and a current steering DAC 42.
  • An accurate (and scaled down) replica of the charging current Irep is generated and flows through the current copier transistor (Mrep) 10, when the devices Msw 2 and Mrep 10 have the same terminal potentials. Both of these devices have the same voltage at the input terminal and at the gate terminal, and the output terminal of Mrep 10 is forced to be at the same potential as that of Msw 2 (in an average sense).
  • the current scaling is achieved by making the size (W/L ratio) of the Mrep 10 to scaled down by a factor of N with respect to the charging switch Msw 2, as was described above.
  • the charging switch Msw 2 and the current copier transistor Mrep 10 may be either NMOS or PMOS (NPN or PNP) types.
  • the feedback DAC 42 may be implemented using either NMOS or PMOS (NPN or PNP) devices, for example, in the current steering structure shown in Fig. 7 . All of these variations in the design can be made to function according to these teachings by providing suitable polarities of the signal voltages and currents. The optimum choice of device types is application and semiconductor technology dependent, as will be appreciated by those skilled in the art.
  • the low pass filter (lpf) 32 smooths out and averages the voltage differences (Udiff) between the output terminals (N1 and N2) of Msw 2 and Mrep 10, producing Udiff_filtered.
  • the lpf 32 can be either single ended or differential in construction.
  • the lpf 32 may be simply a differential passive RC network as shown in Fig. 6A , where it is comprised of summing node 30 resistors R A and R B in combination with capacitor C A , or it may be implemented with an active RC filter of first or higher order (to improve the performance of the measurement sigma-delta loop), as shown in Fig. 6B .
  • Fig. 6A where it is comprised of summing node 30 resistors R A and R B in combination with capacitor C A , or it may be implemented with an active RC filter of first or higher order (to improve the performance of the measurement sigma-delta loop), as shown in Fig. 6B .
  • the differential RC lpf 32 includes amplifiers 32A, 32B, in combination with feedback network R C , C B and C C .
  • the summing node 30 and the lpf 32 is not an RC structure at all, but is instead a switched capacitor (SC) embodiment constructed with phase clock a (clk_a) switches S1 and S4, phase clock b (clk_b) switches S2 and S3, capacitors C B and C C , and amplifier 32A.
  • SC switched capacitor
  • the accuracy of the resistors need not to be high, but the resistors are preferably matched to within a few percent (depending on the desired measurement accuracy). Resistor matching to within a few percent is readily achieved when the resistors are integrated using typical integrated circuit layout techniques. A mismatch results in a gain error that can be calibrated either in the analog or the digital domain if high accuracy is required. No special resistor layers in a silicon process are required, and conventional well-type or diffusion-type resistors are adequate for most applications.
  • the low-pass filter 32 can also be constructed with transconductors (gm-C techniques), or with SI (switched current) circuitry to avoid the use of resistors altogether.
  • the comparator 34 detects the sign of the relative magnitudes at the output terminals in an over-sampled fashion, and the resulting one bit comparator output signal increases or decreases the value at the output of the digital loop filter 36.
  • the digital loop filter 36 outputs a value that increments or decrements as a function of a voltage difference between nodes N1 and N2.
  • the digital loop filter 36 is constructed using an up/down counter 36A, as shown in Fig. 8 .
  • the value output from the comparator 34 controls the counting direction (up or down) of the up/down counter 36A, and the resulting value output from the digital loop filter 36 is used to switch a corresponding number of DAC 42 stages to sink the current from the replica transistor Mrep 10 so that the voltage difference between nodes N1 and N2 is minimized.
  • the output current value of the DAC 42 is equal to the counter 36 output value multiplied by Iref divided by n (the number of stages).
  • the DAC 42 preferably contains a number of current steering DAC stages. The exact number of stages is application specific. As an example, with 16 DAC stages ( ⁇ 4 bits) a better than 10% one-sample resolution is achieved.
  • the reference current Iref defines the measurement range, and is dimensioned so that the total sinking capability of the DAC 42 is equal to the maximum charge current (Ich_max) divided by the mirroring ratio N (i.e., Iref is equal to Ich_max divided by the scaling factor between Msw 2 and Mrep 10).
  • the Coder/Dem block 42 converts the output word format of the digital filter 36 to a temperature format, and the DEM (dynamic element matching) logic selects which DAC stages are to sink the current.
  • the purpose of the DEM is to average out the possible mismatching of the DAC 42 stages in order to improve the linearity.
  • the function of the DEM is to operates the switches of the current steering DAC 42 on a random (or a pseudorandom) selection basis so as to randomly distribute the signals forming the thermometer code from the Coder element amongst the n stages of the current steering DAC 42.
  • the (optional) decimation filter 38 functions to smooth out the "coarse" quantization of the sigma-delta loop 28, and improves the measurement accuracy by averaging several quantization results.
  • Decimation is commonly used in conjunction of sigma-delta modulators and over-sampling.
  • the decimation (or more generally the averaging) function can be implemented with hardware integrated on the same integrated circuit, or in energy management and charging software.
  • At least one end result of the operation of the circuitry shown in Fig. 5 is to generate the control signal (Vcntl) to be one of the pulse width modulated (PWM) signal having a pulse width that is controlled as a function of the digital output of the closed loop current sink (in addition to a specific battery charging algorithm), or a DC voltage having an adjustable voltage value that is controlled as a function of the digital output of the closed loop current sink (in addition to a specific battery charging algorithm).
  • PWM pulse width modulated
  • these teachings have broad applicability in the field of the measurement of current and the conversion of the measured current value to a digital representation.
  • the invention can be used in any application were a current to be measured is flowing through a switch, such as a transistor, and is, for example, particularly useful in the measurement of the charging current of the battery in a wireless terminal such as a mobile phone.
  • the teachings in accordance with this invention can be utilized in other current and power measurement applications, such as in power regulators, power amplifiers and in motor controls, without requiring that resistance be added into the current path.
  • These teachings are also applicable to impedance measurements and, for example, to the detection of high current and short circuit situations.
  • this embodiment should be viewed as being exemplary, and not as being a limitation upon the practice of the teachings of this invention.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Electrochemistry (AREA)
  • General Chemical & Material Sciences (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Charge And Discharge Circuits For Batteries Or The Like (AREA)
  • Secondary Cells (AREA)
  • Tests Of Electric Status Of Batteries (AREA)

Claims (13)

  1. Procédé pour charger une batterie, comprenant :
    la génération, au niveau d'un premier noeud, d'un courant de charge de batterie Icharge pour charger la batterie ;
    la génération, au niveau d'un deuxième noeud, d'un courant Irep répliqué d'Icharge, où Irep < Icharge ;
    l'exécution d'un écoulement de courant à boucle fermée pour écouler Irep, où une sortie numérique dudit écoulement de courant à boucle fermée est une mesure de l'amplitude d'Icharge ; et
    dans lequel l'exécution comprend la mesure d'une chute de tension (Vmeas2) aux bornes d'une résistance de mesure (Rmeas2) due à une circulation de courant Irep dans ladite résistance de mesure.
  2. Procédé selon la revendication 1, dans lequel ladite sortie numérique est délivrée en entrée à un circuit de commande pour commander la génération d'Icharge.
  3. Procédé selon la revendication 1, dans lequel ledit écoulement de courant à boucle fermée est constitué d'un DAC à étages multiples (42) entraîné par une sortie d'un filtre à boucle numérique (36) qui incrémente ou décrémente en fonction d'une différence de tension entre ledit premier noeud et ledit deuxième noeud.
  4. Procédé selon la revendication 3, dans lequel une sélection d'étages du DAC à étages multiples devant être mis hors service et en service est effectuée par un bloc logique d'adaptation d'élément dynamique DEM (40) qui est interposé entre la sortie dudit filtre à boucle numérique (36) et ledit DAC à étages multiples (42).
  5. Procédé selon la revendication 3, dans lequel ledit filtre à boucle numérique (36) est constitué d'un compteur haut/bas (36A), et dans lequel ledit DAC à étages multiples est constitué d'un DAC de commande de courant à étages multiples.
  6. Procédé selon la revendication 1, comprenant en outre une étape de décimation de la sortie numérique dudit écoulement de courant à boucle fermée.
  7. Circuit pour utilisation dans le chargement d'une batterie, comprenant
    un transistor (2) pour fournir, au niveau d'un premier noeud (N1), un courant de charge de batterie Icharge pour charger la batterie ;
    un circuit de réplication pour générer, au niveau d'un deuxième noeud (N2), un courant Irep répliqué à partir d'Icharge, où Irep < Icharge ; et
    un écoulement de courant à boucle fermée pour écouler Irep, où une sortie numérique dudit écoulement de courant à boucle fermée est une mesure de l'amplitude d'Icharge ;
    dans lequel l'écoulement de courant à boucle fermée comprend une résistance de mesure (Rmeas2) aux bornes de laquelle une chute de tension (Vmeas2) due à une circulation de courant Irep dans ladite résistance de mesure est mesurée.
  8. Circuit selon la revendication 7, dans lequel ladite sortie numérique est délivrée en entrée à un circuit de commande pour commander la génération d'Icharge.
  9. Circuit selon la revendication 7, dans lequel ledit écoulement de courant à boucle fermée est constitué d'un DAC à étages multiples (42) entraîné par des sorties d'un filtre à boucle numérique (36) ayant une sortie qui incrémente ou décrémente en fonction d'une différence de tension entre ledit premier noeud (N1) et ledit deuxième noeud (N2).
  10. Circuit selon la revendication 9, dans lequel une sélection d'étages du DAC à étages multiples (42) devant être mis hors service et en service est effectuée par un bloc logique d'adaptation d'élément dynamique DEM (40) qui est interposé entre la sortie dudit filtre à boucle numérique et ledit DAC à étages multiples (42).
  11. Circuit selon la revendication 9, dans lequel ledit filtre à boucle numérique (36) est constitué d'un compteur haut/bas (36A), et dans lequel ledit DAC à étages multiples est constitué d'un DAC de commande de courant à étages multiples.
  12. Circuit selon la revendication 7, comprenant en outre un filtre de décimation (38) couplé à ladite sortie numérique dudit écoulement de courant à boucle fermée.
  13. Circuit selon la revendication 9, comprenant en outre un filtre ayant une entrée différentielle couplée auxdits premier et deuxième noeuds, ledit filtre comprenant l'une parmi une sortie asymétrique et une sortie différentielle couplée à une entrée d'un comparateur, ledit comparateur ayant une sortie couplée à une entrée dudit filtre à boucle numérique.
EP01310890.7A 2000-12-29 2001-12-24 Méthode de recharge d'une batterie Expired - Lifetime EP1227563B1 (fr)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US259110 1994-06-13
US25911000P 2000-12-29 2000-12-29
US09/772,249 US6407532B1 (en) 2000-12-29 2001-01-29 Method and apparatus for measuring battery charge and discharge current
US772249 2004-02-06

Publications (3)

Publication Number Publication Date
EP1227563A2 EP1227563A2 (fr) 2002-07-31
EP1227563A3 EP1227563A3 (fr) 2003-11-05
EP1227563B1 true EP1227563B1 (fr) 2017-04-12

Family

ID=26947086

Family Applications (2)

Application Number Title Priority Date Filing Date
EP01310340A Withdrawn EP1223654A3 (fr) 2000-12-29 2001-12-11 Circuit pour charger une batterie
EP01310890.7A Expired - Lifetime EP1227563B1 (fr) 2000-12-29 2001-12-24 Méthode de recharge d'une batterie

Family Applications Before (1)

Application Number Title Priority Date Filing Date
EP01310340A Withdrawn EP1223654A3 (fr) 2000-12-29 2001-12-11 Circuit pour charger une batterie

Country Status (4)

Country Link
US (1) US6407532B1 (fr)
EP (2) EP1223654A3 (fr)
JP (1) JP2002209340A (fr)
CN (2) CN1361572A (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020006406A1 (fr) * 2018-06-29 2020-01-02 Texas Instruments Incorporated Circuit de charge et de mesure de batterie

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6507171B2 (en) * 2000-12-29 2003-01-14 Nokia Corporation Method and apparatus for measuring battery charge and discharge current using a direct analog-to-digital conversion of a charge/discharge replica current
US6563080B2 (en) * 2001-02-15 2003-05-13 Scimed Life Systems, Inc. Laser cutting of stents and other medical devices
US7372685B2 (en) * 2003-05-20 2008-05-13 On Semiconductor Multi-fault protected high side switch with current sense
US7321220B2 (en) * 2003-11-20 2008-01-22 Lg Chem, Ltd. Method for calculating power capability of battery packs using advanced cell model predictive techniques
US20070080663A1 (en) * 2005-10-11 2007-04-12 Jeff Obering Portable charger with a rechargeable back-up battery
US20090267570A1 (en) * 2008-04-28 2009-10-29 Nokia Corporation Apparatus for providing boot-up capability signals and associated methods
JP5211866B2 (ja) * 2008-06-06 2013-06-12 ミツミ電機株式会社 電流制御回路
JP4702403B2 (ja) * 2008-06-06 2011-06-15 ミツミ電機株式会社 充電制御用半導体集積回路
JP5304063B2 (ja) * 2008-07-09 2013-10-02 ミツミ電機株式会社 半導体集積回路装置
US8217634B2 (en) * 2009-06-18 2012-07-10 O2Micro, Inc. Current control systems with current feedbacks
CN101949966B (zh) * 2010-08-17 2013-02-20 惠州Tcl移动通信有限公司 一种能精确检测充电电流的移动终端
US8901894B2 (en) * 2011-04-18 2014-12-02 Renesas Electronics America Inc. Battery management control method
US8449998B2 (en) 2011-04-25 2013-05-28 Lg Chem, Ltd. Battery system and method for increasing an operational life of a battery cell
CN103023109A (zh) * 2012-12-14 2013-04-03 上海电力学院 太阳能铅酸蓄电池快速充电电路
CN105738812A (zh) * 2014-12-10 2016-07-06 深圳富泰宏精密工业有限公司 侦测电池充放电电流的装置及方法
US10044264B2 (en) * 2015-05-20 2018-08-07 Microchip Technology Incorporated Microcontroller with average current measurement circuit using voltage-to-current converters
KR102014468B1 (ko) * 2016-03-07 2019-08-26 주식회사 엘지화학 충방전 전류 추정 장치
US9837844B2 (en) * 2016-03-08 2017-12-05 Nxp Usa, Inc. Regulation circuit having analog and digital feedback and method therefor
JP2018031705A (ja) * 2016-08-25 2018-03-01 株式会社デンソー 半導体装置
CN106300517A (zh) * 2016-08-26 2017-01-04 中车株洲电力机车研究所有限公司 一种超级电容放电方法及装置
CN106772102B (zh) * 2017-02-24 2019-06-04 河北工业大学 电池组充放电性能测试设备
US10804716B2 (en) * 2017-10-13 2020-10-13 Bose Corporation Method and system for charging a battery
JP6900912B2 (ja) * 2018-01-18 2021-07-07 トヨタ自動車株式会社 車両用制御装置
US10168363B1 (en) * 2018-03-14 2019-01-01 STMicroelectronics Design & Application S.R.O. Current sensor with extended voltage range
US11303210B2 (en) * 2019-12-09 2022-04-12 Texas Instruments Incorporated Current sense circuit topology

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5977751A (en) * 1997-02-21 1999-11-02 Daimler-Benz Aktiengesellschaft Battery monitoring unit having a sense FET circuit arrangement
US6154012A (en) * 1999-10-13 2000-11-28 Xicor, Inc. Gas gauge implementation

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5119011A (en) * 1990-08-08 1992-06-02 General Electric Company Battery state of charge indicator
US5374857A (en) * 1992-05-29 1994-12-20 Sgs-Thomson Microelectronics, Inc. Circuit for providing drive current to a motor using a sensefet current sensing device and a fast amplifier
JP3121732B2 (ja) * 1994-11-04 2001-01-09 三菱電機株式会社 二次電池のパラメータ測定方法ならびにそれを用いた二次電池の充放電制御方法および寿命予測方法、ならびに、二次電池の充放電制御装置およびそれを用いた電力貯蔵装置
DE19520735C2 (de) * 1995-06-07 1999-07-01 Siemens Ag Schaltungsanordnung zum Erfassen des Laststroms eines Leistungs-Halbleiterbauelementes mit sourceseitiger Last
US5648715A (en) 1995-11-24 1997-07-15 Motorola, Inc. Method and apparatus for current compensation of a battery in a charger
US5773963A (en) * 1996-08-29 1998-06-30 Apple Computer Inc. Method and apparatus for programmably adjusting output voltage of a battery charger
JP3168978B2 (ja) * 1998-04-09 2001-05-21 日本電気株式会社 バッテリ放電防止回路
KR20000028826A (ko) * 1998-10-08 2000-05-25 아끼구사 나오유끼 Ｄｃ-ｄｃ 컨버터의 제어 방법, ｄｃ-ｄｃ 컨버터의 제어회로 및 ｄｃ-ｄｃ 컨버터

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5977751A (en) * 1997-02-21 1999-11-02 Daimler-Benz Aktiengesellschaft Battery monitoring unit having a sense FET circuit arrangement
US6154012A (en) * 1999-10-13 2000-11-28 Xicor, Inc. Gas gauge implementation

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020006406A1 (fr) * 2018-06-29 2020-01-02 Texas Instruments Incorporated Circuit de charge et de mesure de batterie

Also Published As

Publication number Publication date
JP2002209340A (ja) 2002-07-26
US6407532B1 (en) 2002-06-18
EP1223654A3 (fr) 2005-01-12
EP1227563A3 (fr) 2003-11-05
CN1361572A (zh) 2002-07-31
CN1374729A (zh) 2002-10-16
EP1227563A2 (fr) 2002-07-31
EP1223654A2 (fr) 2002-07-17
CN1374729B (zh) 2011-04-13

Similar Documents

Publication Publication Date Title
EP1227563B1 (fr) Méthode de recharge d&#39;une batterie
US6507171B2 (en) Method and apparatus for measuring battery charge and discharge current using a direct analog-to-digital conversion of a charge/discharge replica current
US6166670A (en) Self calibrating current mirror and digital to analog converter
KR100201977B1 (ko) 아날로그/디지탈 변환기
US10826523B2 (en) Analog-to-digital converter, measurement arrangement and method for analog-to-digital conversion
US7408397B2 (en) Digital-to-analog converter with programmable floating gate
US5977895A (en) Waveform shaping circuit for function circuit and high order delta sigma modulator
US10200056B2 (en) Method and apparatus for analog to digital error conversion with multiple symmetric transfer functions
US6535039B2 (en) Low power circuit with proper slew rate by automatic adjustment of bias current
US7190291B2 (en) Programmable error amplifier for sensing voltage error in the feedback path of digitially programmable voltage sources
KR101236700B1 (ko) 스위치드 커패시터 회로
US8493035B2 (en) Charging method and circuit using indirect current sensing
CN111245383A (zh) 用于误差信号放大及处理的电路和方法
Blanken et al. A 10/spl mu/V-offset 8 kHz bandwidth 4/sup th/-order chopped/spl Sigma//spl Delta/A/D converter for battery management
US7116261B1 (en) Method and apparatus for accurate inverse-linear voltage/current generator
Dietrich et al. A low power high-side current sense SAR ADC for automotive applications
CN112015223B (zh) 用于半导体集成电路的基准电流源
Sugawara et al. A monolithic 14 bit/20/spl mu/s dual channel a/d converter
US10892773B2 (en) Analog-to-digital converter and sensor arrangement including the same
CN111399574B (zh) 一种可编程电压源
CN113131882A (zh) 放大器、电路及处理信号的方法
CN112880845A (zh) 一种可变量程温度传感器

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

AX Request for extension of the european patent

Extension state: AL LT LV MK RO SI

RIC1 Information provided on ipc code assigned before grant

Ipc: 7H 02J 7/04 B

Ipc: 7H 02J 7/00 A

Ipc: 7H 02J 7/16 B

17P Request for examination filed

Effective date: 20040318

AKX Designation fees paid

Designated state(s): DE FI FR GB NL

17Q First examination report despatched

Effective date: 20100419

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: ROAD ND INVESTMENTS LLC

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: ROAC ND INVESTMENTS L.L.C

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

RIC1 Information provided on ipc code assigned before grant

Ipc: G01R 31/36 20060101ALI20160129BHEP

Ipc: H02J 7/04 20060101ALI20160129BHEP

Ipc: H02J 7/00 20060101AFI20160129BHEP

Ipc: H02M 1/00 20060101ALN20160129BHEP

Ipc: H01M 10/44 20060101ALI20160129BHEP

Ipc: H02J 7/16 20060101ALI20160129BHEP

INTG Intention to grant announced

Effective date: 20160307

RIC1 Information provided on ipc code assigned before grant

Ipc: H02J 7/04 20060101ALI20160226BHEP

Ipc: H02J 7/16 20060101ALI20160226BHEP

Ipc: H02M 1/00 20060101ALN20160226BHEP

Ipc: H02J 7/00 20060101AFI20160226BHEP

Ipc: G01R 31/36 20060101ALI20160226BHEP

Ipc: H01M 10/44 20060101ALI20160226BHEP

GRAJ Information related to disapproval of communication of intention to grant by the applicant or resumption of examination proceedings by the epo deleted

Free format text: ORIGINAL CODE: EPIDOSDIGR1

INTC Intention to grant announced (deleted)
GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

RIC1 Information provided on ipc code assigned before grant

Ipc: H02J 7/16 20060101ALI20160817BHEP

Ipc: G01R 31/36 20060101ALI20160817BHEP

Ipc: H02M 1/00 20060101ALN20160817BHEP

Ipc: H02J 7/00 20060101AFI20160817BHEP

Ipc: H02J 7/04 20060101ALI20160817BHEP

Ipc: H01M 10/44 20060101ALI20160817BHEP

INTG Intention to grant announced

Effective date: 20160902

GRAJ Information related to disapproval of communication of intention to grant by the applicant or resumption of examination proceedings by the epo deleted

Free format text: ORIGINAL CODE: EPIDOSDIGR1

GRAL Information related to payment of fee for publishing/printing deleted

Free format text: ORIGINAL CODE: EPIDOSDIGR3

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTC Intention to grant announced (deleted)
RIC1 Information provided on ipc code assigned before grant

Ipc: H02M 1/00 20060101ALN20161006BHEP

Ipc: H01M 10/44 20060101ALI20161006BHEP

Ipc: H02J 7/16 20060101ALI20161006BHEP

Ipc: G01R 31/36 20060101ALI20161006BHEP

Ipc: H02J 7/04 20060101ALI20161006BHEP

Ipc: H02J 7/00 20060101AFI20161006BHEP

INTG Intention to grant announced

Effective date: 20161025

RIC1 Information provided on ipc code assigned before grant

Ipc: H01M 10/44 20060101ALI20161014BHEP

Ipc: H02J 7/16 20060101ALI20161014BHEP

Ipc: G01R 31/36 20060101ALI20161014BHEP

Ipc: H02J 7/00 20060101AFI20161014BHEP

Ipc: H02J 7/04 20060101ALI20161014BHEP

Ipc: H02M 1/00 20060101ALN20161014BHEP

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FI FR GB NL

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: NYTELL SOFTWARE LLC

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 60150393

Country of ref document: DE

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20170412

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170412

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170412

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 17

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 60150393

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20180115

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20190924

Year of fee payment: 19

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20190917

Year of fee payment: 19

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20191010

Year of fee payment: 19

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 60150393

Country of ref document: DE

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20201224

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20201231

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210701

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20201224