EP1201034A1 - Pll noise smoothing using dual-modulus interleaving - Google Patents

Pll noise smoothing using dual-modulus interleaving

Info

Publication number
EP1201034A1
EP1201034A1 EP00952306A EP00952306A EP1201034A1 EP 1201034 A1 EP1201034 A1 EP 1201034A1 EP 00952306 A EP00952306 A EP 00952306A EP 00952306 A EP00952306 A EP 00952306A EP 1201034 A1 EP1201034 A1 EP 1201034A1
Authority
EP
European Patent Office
Prior art keywords
modulus
counts
counter
signal
prescaler
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP00952306A
Other languages
German (de)
French (fr)
Inventor
Brian Sander
Earl W. Mccune, Jr.
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tropian Inc
Original Assignee
Tropian Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tropian Inc filed Critical Tropian Inc
Publication of EP1201034A1 publication Critical patent/EP1201034A1/en
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
    • H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
    • H03K23/667—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses by switching the base during a counting cycle
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H03L7/193—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number the frequency divider/counter comprising a commutable pre-divider, e.g. a two modulus divider

Definitions

  • the present ir. . ention relates to phase locked loops (PLLs).
  • a known PLL is shown in Figure 1.
  • a reference frequency f m is applied to a phase or phase/frequency detector, to which is also applied a feedback signal derived from an output frequency signal f out of the PLL.
  • the detector produces an error signal, which is filtered by a loop filter.
  • An output signal of the loop filter is applied to a voltage-controlled oscillator (VCO). which produces the output frequency signal f out .
  • VCO voltage-controlled oscillator
  • a programmable divide-by-N counter divides down the output frequency signal f out to produce a lower frequency signal that is then applied to the detector. In this manner, an output frequency signal can be generated that is some multiple of the reference frequency.
  • Such divide-by-N counters are typically realized in CMOS.
  • CMOS complementary metal-oxide-semiconductor
  • FIG. 3 One construction of such a circuit is shown in Figure 3, in which the dual- modulus counter is followed by a pair of lower-speed (e.g.. CMOS) programmable counters.
  • CMOS lower-speed programmable counters.
  • the reference and output frequencies are related as follows:
  • Q is the quotient of the integer division N'P and R is the remainder of the integer division N/P.
  • the value Q is used to preset a "tens " counter (so-called because its effect is multiplied by the modulus P) and R is used to preset a "ones " counter (the effect of which is not multiplied by the modulus).
  • Trie value Q must be greater than or equal to the value R. With this restriction, the minimum division ratio achievable to guarantee continuous coverage of the possible integer divisors N using such a circuit is. in general, P(P - 1).
  • the modulus control signal for controlling the dual-modulus prescaler can generate considerable noise within the frequency band of the reference signal, since the period of this modulus control signal is equal to the period of the PLL reference signal. As illustrated in Figure 3. this noise may be coupled by parasitic capacitance to the VCO input, causing frequency jitter. In addition, the same noise is input to the dual-modulus prescaler where it may cause variations in the input impedance of the prescaler. resulting in frequency pulling by the VCO. To alleviate frequency pulling, the output signal of the VCO to the dual-modulus prescaler may be buffered, as illustrated in dotted lines in Figure 3. Such buffering adds to the size and complexity of the PLL. Various filtering strategies have been used to attack this noise problem. An effective, low-cost solution to this problem remains a long-standing need.
  • the present invention achieves noise spreading within a PLL using a dual-modulus prescaler by interleaving the division moduli.
  • ones " and "tens” are not all counted consecutively. Instead, ones and tens are interleaved.
  • the R count is doubled and the output of the R counter is toggled between high and low states. (The Q counter may remain unmodified.)
  • ones and tens are interleaved in accordance with a ratio q:r.
  • Figure 1 is a block diagram of a conventional PLL using a divide-by-N counter
  • Figure 2 is a block diagram of a conventional PLL using a dual-modulus prescaler:
  • Figure 3 is a more detailed block diagram of one realization of the circuit of Figure 2:
  • Figure 4 is a timing diagram illustrating operation of the PLL of Figure 2:
  • FIG. 5 is a diagram illustrating the principle of the invention in accordance with one embodiment thereof:
  • FIG. 6 is a block diagram of a PLL in accordance with one aspect of the present invention:
  • Figure 7 is a timing diagram illustrating operation of the PLL of Figure 6;
  • Figure 8 is a waveform display showing noise levels using a conventional PLL circuit:
  • Figure 9 is a waveform display showing noise levels using the present PLL circuit.
  • modulus interleaving technique of the present invention may be applied in various forms with varying degrees of sophistication and complexity.
  • a simple but effective implementation of modulus interleaving is illustrated in Figure 5.
  • the Q count and the Q counter are left unchanged.
  • the R count is doubled, and the R counter is toggled. For example, if the R count would normally be 15 with the counter output being held low for 15 counts, instead the count is doubled to 30.
  • the counter output instead of being held low continuously, is toggled, i.e. low for 1 count, high for 1 count, low for 1 count, etc.
  • the overall effect is the same as in the conventional case-referring again to the foregoing equations, the effect is to replace R with 2R 2.
  • the difference is that the energy spectrum of the modulus control signal is shifted above and away from the PLL reference frequency. If desired, the same measure may be taken with respect to Q.
  • FIG. 6 a block diagram is shown of a PLL circuit in accordance with another embodiment of the present invention.
  • the R counter and the Q counter are modified by the addition of an r counter and an q counter, respectiveh .
  • the resulting R counter counts R total counts, r at a time.
  • the resulting Q counter counts Q total counts, q at a time.
  • the apparatus operates in the following manner.
  • the dual-modulus prescaler is set to divide by P - 1 at the start of the cycle.
  • the output from the dual-modulus prescaler clocks both counters.
  • the R counter ceases counting and sets the dual-modulus prescaler to divide by P. Only the Q counter is then clocked.
  • the q counter reaches zero, the initial values r and q are again loaded into the counters and the next subcycle begins.
  • the R counter counts down to zero, after which the Q counter counts down to zero.
  • Figure 8 is a plot of the energy within the signal present on the modulus control line in accordance with the traditional modulus control setup of Figures 3 and 4. Excluding zero hertz, the noise margin at the first noise peak is about -5dbm.
  • Figure 9 is a plot of the energy within the signal present on the modulus control line in accordance with the present modulus control setup of Figures 6 and 7. Excluding zero hertz, the noise margin at the first noise peak is about -25dbm.
  • this example demonstrates a reduction in the noise from the modulus control signal at the reference frequency of 20dB. greatly alleviating the noise problems expe ⁇ enced in the prior art.

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

The present invention, generally spreading, achieves noise spreading within a PLL using a dual-modulus prescaler by interleaving the division moduli. Within a given cycle, 'ones' and 'tens' are not all counted consecutively. Instead, ones and tens are interleaved. In one embodiment of the invention, the R count is doubled and the output of the R counter is toggled between high and low states. (The Q counter may remain unmodified). In another embodiment of the invention, ones and tens are interleaved in accordance with a ratio q:r. By so interleaving the modulus, the effect is to spread the noise resulting from the output signal of the dual-modulus prescaler over a wider frequency range. The prescaler noise level is greatly reduced, particularly within the frequency band of the reference frequency.

Description

PLL NOISE SMOOTHING USING DUAL-MODULUS INTERLEAVING
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present ir. . ention relates to phase locked loops (PLLs).
2. State of the Art
Practically all modern signal generators and radio communications equipment make widespread use of PLLs. A known PLL is shown in Figure 1. A reference frequency fm is applied to a phase or phase/frequency detector, to which is also applied a feedback signal derived from an output frequency signal fout of the PLL. The detector produces an error signal, which is filtered by a loop filter. An output signal of the loop filter is applied to a voltage-controlled oscillator (VCO). which produces the output frequency signal fout. Commonly, a programmable divide-by-N counter divides down the output frequency signal fout to produce a lower frequency signal that is then applied to the detector. In this manner, an output frequency signal can be generated that is some multiple of the reference frequency. Such divide-by-N counters are typically realized in CMOS.
At very high frequencies (such as those used in cellular radiotelephones), however, the speed capability of even the fastest CMOS circuit is quickly exceeded. In this instance, a dual-modulus prescaler is commonly used in which the difference between one divide modulus (P) and the other divide modulus (P -1- 1) is one. In such an arrangement, shown in Figure 2, a high-speed (e.g., ECL) dual-modulus counter is followed by a lower-speed (e.g.. CMOS) programmable counter. The lower-speed counter controls which modulus of the dual-modulus prescaler is active at a given time via a modulus control signal MC. The use of multiple moduli enables a full range of effective divisors to be obtained.
One construction of such a circuit is shown in Figure 3, in which the dual- modulus counter is followed by a pair of lower-speed (e.g.. CMOS) programmable counters. In the circuit of Figure 3. the reference and output frequencies are related as follows:
fo t = N ■ fin
= ((Q - R)P - R(P - l ))fin
where Q is the quotient of the integer division N'P and R is the remainder of the integer division N/P. The value Q is used to preset a "tens" counter (so-called because its effect is multiplied by the modulus P) and R is used to preset a "ones" counter (the effect of which is not multiplied by the modulus). Trie value Q must be greater than or equal to the value R. With this restriction, the minimum division ratio achievable to guarantee continuous coverage of the possible integer divisors N using such a circuit is. in general, P(P - 1).
Assume, for example, that a 10T 1 dual-modulus prescaler (P = 10) is used and that a desired output frequency is 197 times the reference frequency. Using the foregoing formula. Q might be 19 and R might be 7. (Note that R < P always.) These values are preset into the respective counters. With a non-zero value loaded into the R counter, the dual-modulus prescaler is set to divide by P - 1 at the staπ of the cycle. (The period of the cycle is given by the reciprocal of the reference frequency.) The output from the dual-modulus prescaler clocks both counters. When the R counter reaches zero, it ceases counting and sets the dual-modulus prescaler to divide by P. Only the Q counter is then clocked. Such a cycle is illustrated in Figure 4. When the Q counter reaches zero, the initial values are again loaded into the counters and the next cycle begins.
In such a circuit, the modulus control signal for controlling the dual-modulus prescaler can generate considerable noise within the frequency band of the reference signal, since the period of this modulus control signal is equal to the period of the PLL reference signal. As illustrated in Figure 3. this noise may be coupled by parasitic capacitance to the VCO input, causing frequency jitter. In addition, the same noise is input to the dual-modulus prescaler where it may cause variations in the input impedance of the prescaler. resulting in frequency pulling by the VCO. To alleviate frequency pulling, the output signal of the VCO to the dual-modulus prescaler may be buffered, as illustrated in dotted lines in Figure 3. Such buffering adds to the size and complexity of the PLL. Various filtering strategies have been used to attack this noise problem. An effective, low-cost solution to this problem remains a long-standing need.
SUMMARY OF THE INVENTION The present invention, generally speaking, achieves noise spreading within a PLL using a dual-modulus prescaler by interleaving the division moduli. Within a given cycle. ones" and "tens" are not all counted consecutively. Instead, ones and tens are interleaved. In one embodiment of the invention, the R count is doubled and the output of the R counter is toggled between high and low states. (The Q counter may remain unmodified.) In another embodiment of the invention, ones and tens are interleaved in accordance with a ratio q:r. By so interleaving the modulus, the effect is to spread the noise resulting from the output signal of the dual- modulus prescaler over a wider frequency range. The prescaler noise level is greatly reduced, particularly within the frequency band of the reference frequency.
BRIEF DESCRIPTION OF THE DRAWING The present invention may be further understood from the following description in conjunction with the appended drawing. In the drawing:
Figure 1 is a block diagram of a conventional PLL using a divide-by-N counter;
Figure 2 is a block diagram of a conventional PLL using a dual-modulus prescaler:
Figure 3 is a more detailed block diagram of one realization of the circuit of Figure 2: Figure 4 is a timing diagram illustrating operation of the PLL of Figure 2:
Figure 5 is a diagram illustrating the principle of the invention in accordance with one embodiment thereof:
Figure 6 is a block diagram of a PLL in accordance with one aspect of the present invention:
Figure 7 is a timing diagram illustrating operation of the PLL of Figure 6;
Figure 8 is a waveform display showing noise levels using a conventional PLL circuit: and
Figure 9 is a waveform display showing noise levels using the present PLL circuit.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS The modulus interleaving technique of the present invention may be applied in various forms with varying degrees of sophistication and complexity. A simple but effective implementation of modulus interleaving is illustrated in Figure 5. In this implementation, the Q count and the Q counter are left unchanged. The R count is doubled, and the R counter is toggled. For example, if the R count would normally be 15 with the counter output being held low for 15 counts, instead the count is doubled to 30. The counter output, instead of being held low continuously, is toggled, i.e.. low for 1 count, high for 1 count, low for 1 count, etc. The overall effect is the same as in the conventional case-referring again to the foregoing equations, the effect is to replace R with 2R 2. The difference is that the energy spectrum of the modulus control signal is shifted above and away from the PLL reference frequency. If desired, the same measure may be taken with respect to Q. In general. R (and Q. if desired) may be replaced by mR m. where m is the number of moduli of the prescaler. For a dual modulus prescaler. m = 2.
In other arrangements, it may be advantageous to be able to control the distribution of pulses within the modulus control signal. Referring now to Figure 6. a block diagram is shown of a PLL circuit in accordance with another embodiment of the present invention. As compared to the PLL circuit of Figure 2. the R counter and the Q counter are modified by the addition of an r counter and an q counter, respectiveh . The resulting R counter counts R total counts, r at a time. The resulting Q counter counts Q total counts, q at a time. In accordance with an exemplary embodiment, the apparatus operates in the following manner.
As in the prior art circuit, with a non-zero value loaded into the R counter, the dual-modulus prescaler is set to divide by P - 1 at the start of the cycle. The output from the dual-modulus prescaler clocks both counters. When the r counter reaches zero, the R counter ceases counting and sets the dual-modulus prescaler to divide by P. Only the Q counter is then clocked. When the q counter reaches zero, the initial values r and q are again loaded into the counters and the next subcycle begins. During the final subcycle, the R counter counts down to zero, after which the Q counter counts down to zero. Such operation is illustrated in Figure 7. with (R. r) = ( 7. 1 ) and (Q, q) = (8 , 1). Note that r and q need not be one; the only requirements are that R < Q. r < R, and q < Q. (The case r = R and q = Q represents the conventional operating method.)
The noise spreading effect of the present modulus interleaving technique ma}' be observed by comparing Figure 8 and Figure 9. Figure 8 is a plot of the energy within the signal present on the modulus control line in accordance with the traditional modulus control setup of Figures 3 and 4. Excluding zero hertz, the noise margin at the first noise peak is about -5dbm. Figure 9 is a plot of the energy within the signal present on the modulus control line in accordance with the present modulus control setup of Figures 6 and 7. Excluding zero hertz, the noise margin at the first noise peak is about -25dbm. Thus, this example demonstrates a reduction in the noise from the modulus control signal at the reference frequency of 20dB. greatly alleviating the noise problems expeπenced in the prior art. Note that there are no additional components or extra filtering required by this method. There is essentially no increase in the cost of a PLL incorporating the present invention. Furthermore, buffering requirements of the VCO output signal may be relaxed or eliminated. Note further that this mterleaung is readily expanded to higher order multi-modulus prescaling. such as 3 -modulus and 4-modulus prescal- ers
It will be appreciated by those of ordinary skill in the art that the invention can be embodied in other specific forms without departmg from the spirit or essential character thereof The presently disclosed embodiments are therefore considered in all respects to be illustrative and not restπctn e The scope of the mvention is indicated the appended claims rather than tne foregoing descnption. and all cnanges w hich come w ithm the meaning ana range of equπ alents thereof are intended to be embraced therein

Claims

What is claimed is:
1. A method of operating a multiple-modulus prescaler having at least a modulus P and controlled by counting transitions of an applied frequency signal, comprising: determining at least one of an integer portion Q and a remainder ponion R of a division operation N/P. where a desired output frequency is N times an input reference frequency: during at least a portion of a modulus control signal, alternating the modulus control signal between high and low states such that a maximum number of counts that the modulus control signal resides within a given state is less than R.
2. The method of Claim 1. further comprising toggling the modulus control signal between states at each count.
3. A multiple-modulus prescaler and associated control circuitry, operated by counting transitions of an applied frequency signal, comprising: a first counter, including means for storing a first preset count, for counting transitions of the applied frequency signal: and a second counter, including means for storing a second preset count, for counting transitions of the applied frequency signal; wherein at least one of the counters, during counting of the preset count, generates an output signal that transitions multiple times.
4. A method of operating a multiple-modulus prescaler. comprising: controlling selection between at least a first and second modulus on a cycle basis such that over the course of a cycle the prescaler divides an applied frequency signal by the first modulus for a first proportion of the cycle and divides the applied frequency signal by the second modulus for a second proportion of the cycle: and controlling selection between at least the first and second modulus on a subcycle basis such that over the course of a subcycle the prescaler divides the applied frequency signal by the first modulus for a first proportion of the subcycle and divides the applied frequency signal by the second modulus for a second proportion of the subcycle.
5. The method of Claim 4. wherein said cycle includes multiple sub- cvcles.
6. A method of operating a phase locked loop that receives a reference frequency and produces a output frequency, the phase locked loop including a multiple-modulus prescaler. the method comprising the steps of: determining for a desired output frequency a first proportion of a period, defined by the reciprocal of the input frequency, during which a first modulus is to be used, and determining a second proportion of the period during which a second modulus is to be used: and controlling the modulus so as to change modulus a multiplicity of times during a period so as to obtain the desired output frequency.
7. A control circuit for a multiple-modulus prescaler, comprising: a first counter that counts R total counts r at a time: a second counter that counts Q total counts q at a time: and a control circuit for repeatedly selecting in turn a first modulus for r counts and a second modulus for q counts.
8. A phase locked loop comprising: a reference frequency signal; a detector coupled to the reference frequency signal: a loop filter coupled to an output signal of the detector; a controlled oscillator coupled to an output signal of the loop filter, the controlled oscillator producing an output frequency signal; and a frequency division circuit responsive to the output frequency signal for producing a feedback signal that is applied to the detector, the frequency division circuit comprising: a multiple-modulus prescaler: a first counter that counts R total counts r at a time; a second counter that counts Q total counts q at a time; and a control circuit for repeatedly selecting in turn a first modulus for r counts and a second modulus for q counts.
EP00952306A 1999-07-29 2000-07-31 Pll noise smoothing using dual-modulus interleaving Withdrawn EP1201034A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US36267099A 1999-07-29 1999-07-29
US362670 1999-07-29
PCT/US2000/020749 WO2001010028A1 (en) 1999-07-29 2000-07-31 Pll noise smoothing using dual-modulus interleaving

Publications (1)

Publication Number Publication Date
EP1201034A1 true EP1201034A1 (en) 2002-05-02

Family

ID=23427049

Family Applications (1)

Application Number Title Priority Date Filing Date
EP00952306A Withdrawn EP1201034A1 (en) 1999-07-29 2000-07-31 Pll noise smoothing using dual-modulus interleaving

Country Status (6)

Country Link
EP (1) EP1201034A1 (en)
JP (1) JP2003506909A (en)
KR (1) KR20020019582A (en)
CN (2) CN1207845C (en)
AU (1) AU6503000A (en)
WO (1) WO2001010028A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101436860B (en) * 2007-11-15 2011-03-30 天钰科技股份有限公司 Phase-locked loop circuit and corresponding frequency translation method
GB2533557A (en) * 2014-12-16 2016-06-29 Nordic Semiconductor Asa Frequency divider
CN111478696B (en) * 2020-05-07 2024-05-31 上海磐启微电子有限公司 Control method of four-mode prescaler and four-mode prescaler applying same

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3521288A1 (en) * 1985-06-13 1986-12-18 Siemens AG, 1000 Berlin und 8000 München Arrangement for digital division of an input cycle
FR2716053B1 (en) * 1994-02-09 1996-04-26 Sat Method for generating a specific frequency by dividing a reference frequency.

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO0110028A1 *

Also Published As

Publication number Publication date
WO2001010028A1 (en) 2001-02-08
CN1667955A (en) 2005-09-14
JP2003506909A (en) 2003-02-18
CN1371549A (en) 2002-09-25
KR20020019582A (en) 2002-03-12
AU6503000A (en) 2001-02-19
CN1207845C (en) 2005-06-22

Similar Documents

Publication Publication Date Title
US5889436A (en) Phase locked loop fractional pulse swallowing frequency synthesizer
US5420545A (en) Phase lock loop with selectable frequency switching time
US4264863A (en) Pulse swallow type programmable frequency dividing circuit
US6873213B2 (en) Fractional N frequency synthesizer
US20020089383A1 (en) Synthesizer with lock detector, lock algorithm, extended range VCO, and a simplified dual modulus divider
CN1202042A (en) Multiband PPL frequency synthesizer with loop condition controlled
CN101465645B (en) Decimals/integer frequency divider
JPH0255976B2 (en)
KR100351692B1 (en) Phase-locked loop circuit and frequency modulation method using the same
GB2274221A (en) Spur reduction for multiple modulator based synthesis
WO2001010028A1 (en) Pll noise smoothing using dual-modulus interleaving
EP0809363A2 (en) Control circuit for PLL synthesizer apparatus
US7424083B2 (en) PLL noise smoothing using dual-modulus interleaving
CN106961278A (en) The display of phaselocked loop including the phaselocked loop and the method for operating the phaselocked loop
JP2003179490A (en) Fractional n-frequency synthesizer
WO2004082196A2 (en) Frequency synthesizer with prescaler
Tao et al. A 1.6-GHz 3.3-mW 1.5-MHz wide bandwidth ΔΣ fractional-N PLL with a single path FIR phase noise filtering
JP3797791B2 (en) PLL synthesizer oscillator
KR100665008B1 (en) Programmable divider and phase locked loop apparatus using the same
JP3516785B2 (en) Frequency synthesizer device
JPH09162732A (en) Fraction-n frequency synthesizer
US9948308B2 (en) Multi-modulus prescaler with improved noise performance
JP2005277665A (en) Pll synthesizer
Zhang et al. An ultra low power frequency synthesizer based on multiphase fractional frequency divider
KR20010058230A (en) Frequency synthesizer having high speed

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20020222

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

AX Request for extension of the european patent

Free format text: AL PAYMENT 20020222;LT PAYMENT 20020222;LV PAYMENT 20020222;MK PAYMENT 20020222;RO PAYMENT 20020222;SI PAYMENT 20020222

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20040203