EP1009024B1 - Procédé de fabrication d'une plaquette SOI - Google Patents

Procédé de fabrication d'une plaquette SOI Download PDF

Info

Publication number
EP1009024B1
EP1009024B1 EP98830743A EP98830743A EP1009024B1 EP 1009024 B1 EP1009024 B1 EP 1009024B1 EP 98830743 A EP98830743 A EP 98830743A EP 98830743 A EP98830743 A EP 98830743A EP 1009024 B1 EP1009024 B1 EP 1009024B1
Authority
EP
European Patent Office
Prior art keywords
trenches
portions
wafer
forming
oxide layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP98830743A
Other languages
German (de)
English (en)
Other versions
EP1009024A1 (fr
Inventor
Gabriele Barlocchi
Flavio Villa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SRL
Original Assignee
STMicroelectronics SRL
SGS Thomson Microelectronics SRL
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics SRL, SGS Thomson Microelectronics SRL filed Critical STMicroelectronics SRL
Priority to EP98830743A priority Critical patent/EP1009024B1/fr
Priority to DE69841104T priority patent/DE69841104D1/de
Priority to US09/457,623 priority patent/US6506663B1/en
Priority to JP11350981A priority patent/JP2000183317A/ja
Publication of EP1009024A1 publication Critical patent/EP1009024A1/fr
Application granted granted Critical
Publication of EP1009024B1 publication Critical patent/EP1009024B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76262—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using selective deposition of single crystal silicon, i.e. SEG techniques

Definitions

  • the present invention relates to an improved method for producing an SOI wafer.
  • SOI Silicon-on-Insulator
  • a method for producing SOI wafers is the subject of European patent application no. 98830007.5 filed on 13.1.98 for the same applicant, and is described hereinafter with reference to figures 1-9 .
  • a first silicon oxide layer is grown, having a thickness for example comprised between 200 and 600 ⁇ ; a first silicon nitride layer having a thickness comprised between 900 and 1500 ⁇ is then deposited.
  • a resist mask dry etching is carried out of the uncovered portions of the first oxide layer and the first nitride layer, and the resist mask is then removed, providing the intermediate structure of figure 1 , wherein the wafer thus obtained is shown at 1, and the portions of the first oxide layer and the first nitride layer remained after dry etching, are indicated at 4 and 5 and define respective first protective regions 7, covering first portions 8' of monocrystalline silicon region 2.
  • the first protective regions 7 form a hard mask, indicated at 9 and used to etch the monocrystalline silicon region 2 at the second portions 8'' left uncovered by the mask 9, such as to form initial trenches 10 ( figure 2 ), having a depth comprised between 0.5 and 5 ⁇ m, depending on the desired characteristics of the buried oxide layer to be produced.
  • the wafer 1 is subjected to oxidation, to form a second oxide layer 11, having a thickness, e.g. comprised between 200 and 600 ⁇ , and covering the lateral and base walls 10a, 10b of the initial trenches 10, and a second silicon nitride layer 12 having a thickness comprised between 900 and 1500 ⁇ is then deposited.
  • a second oxide layer 11 having a thickness, e.g. comprised between 200 and 600 ⁇
  • a second silicon nitride layer 12 having a thickness comprised between 900 and 1500 ⁇ is then deposited.
  • layers 12 and 11 are anisotropically etched without mask. Owing to the etching anisotropy, the horizontal portions of the second silicon nitride layer 12 and the oxide layer 11, on the base walls 10b of the initial trenches 10 and on the portions 4 and 5, are removed, thus providing the intermediate structure of figure 4 , wherein regions 8' are still covered on top by the mask 9, and laterally (on the vertical walls 10a) by oxide and nitride portions 11' and 12'; on the other hand, the monocrystalline silicon region 2 is bare on the base wall 10b of the initial trenches 10.
  • the uncovered silicon, at the base wall 10b of the initial trenches 10 is etched, to deepen the initial trenches 10, obtaining final trenches 16 having a required depth.
  • the depth of the final trenches 16 determines the dimensions of the desired covered oxide layer, and thus the electrical characteristics of the SOI wafer, as explained hereinafter, and is thus selected according to the specifications provided for the final SOI wafer.
  • the monocrystalline silicon region now comprises a base portion shown at 2', and a plurality of "columns" 18, extending vertically from the base portion 2'.
  • the intermediate structure of figure 5 is obtained, wherein the nitride portions 5 and 12' are no longer separate from each other, and are indicated at 19, and the oxide portions 4 and 11' are also no longer separate from each other, and are indicated at 20 and, with the portions 19, form second protective regions 30.
  • a thermal oxidation step is then carried out, thereby the exposed silicon regions of the "columns" 18 are transformed into silicon oxide.
  • the oxide regions gradually grow from the silicon regions, from the lateral walls of the final trenches 16 towards the interior of the columns, and partially also towards and inside the base portion 2'. Since during the oxidation the volume increases, the oxide regions that are being formed gradually, occupy the space of the final trenches 16, until they close the latter completely, and are joined to one another.
  • the oxidation step ends automatically once the columns 18 have been completely oxidised (apart from the upper area or tip, indicated at 21, which is protected by the second protective regions 30), thus forming a continuous buried oxide region 22, shown in figure 6 , wherein continuous vertical lines show meeting surfaces of the oxide regions being formed from walls of two final adjacent trenches 16, showing the oxide expansion.
  • the second protective regions 30 are removed and uncover the "tips" 21, which are designed to form the nuclei for a subsequent epitaxial growth.
  • the structure of figure 7 is obtained, showing the three-dimensional structure of the wafer 1 in this step.
  • epitaxial growth is carried out, the parameters whereof being selected to avoid silicon nucleation in the areas above the buried oxide region 22, and to have a high ratio of lateral to vertical growth, to obtain first horizontal growth of silicon around the tips 21 (thus covering the upper surface of the buried oxide region 22), and then vertical growth of an epitaxial layer 23.
  • the final structure of the wafer 1, shown in figure 8 is then obtained.
  • the above-described production method has the disadvantage that during the step of non-masked anisotropic etching, there are uncovered oxide portions, which, during the subsequent epitaxial step, produce extensive areas rich in crystallographic defects.
  • the second oxide layer grows, inter alia, towards the interior of the initial trench 10, forming steps 39. Consequently, when subsequently depositing the second silicon nitride layer 12, the latter follows the inner profile of the lateral walls of the initial trenches 10, and thus in turn forms a pair of steps 40 in each initial trench 10.
  • steps 39, 40 means that in the subsequent step of non-masked anisotropic etching of the layers 12 and 11, not only the horizontal portions of the second silicon nitride 12 and oxide 11 layers are removed on the base of the initial trenches 10, and above the portions 4 and 5, but also the portions of the second silicon nitride layer 12 which form the steps 40, thus leaving uncovered the portions of the second oxide layer 11' defining the steps 39, as illustrated in figure 10 .
  • oxide areas 41 ( figure 11 ). These oxide areas 41 cause the formation, in the subsequent epitaxial growth, of extensive areas rich in crystallographic defects in the epitaxial layer 23, which areas are delimited by broken lines in figure 12 .
  • D1 teaches a method of manufacturing an integrated circuit comprising circuit elements formed in dielectrically isolated semiconductor islands.
  • D1 discloses different embodiments wherein rhomboidal shaped trenches are filled by polysilicon or oxide and the resulting insulating regions are overlaid by discontinuous epitaxial regions. The trenches are selectively etched. In another embodiment, the trenches are etched in a two-step process and filled using a thermal process that causes the formation of a single buried oxide. The protected silicon portions give rise to silicon islands which are insulated from each other.
  • the object of the present invention is thus to improve the above-described method, so as to eliminate the crystallographic defects present in the epitaxial layer, and to obtain improvement of the electrical characteristics of the SOI wafer.
  • the invention is based on the principle of having the oxidation step, leading to the formation of the second oxide layer 11, preceded by a step of removal of surface regions of the lateral walls 10a of the initial trenches 10, so that the trenches thus widened extend partially below the protective regions 7, and thus prevent the formation of the steps 39.
  • the surface regions of the lateral walls 10a are removed through a thermal oxidation step for forming a sacrificial oxide layer, covering the lateral walls 10a and the base wall 10b of the initial trenches 10; then the sacrificial oxide layer are wet etched, preferably using hydrofluoric acid, to completely remove the sacrificial oxide layer.
  • the oxidation for forming the sacrificial oxide layer is preferably prolonged so that the sacrificial oxide layer is much thicker than the oxide layer 11, and in particular has a thickness comprised between 2000 and 4000 ⁇ .
  • the oxide Since during the thermal oxidation step, the oxide is grown both towards the interior of the initial trenches 10, and towards the interior of the first portions 8' of the monocrystalline silicon regions 2 (which are partially “consumed” by the oxide formed), the sacrificial oxide layer penetrates the first portions 8', below the first protective regions 7, in a far more accentuated manner than for the oxide layer 11, thus forming the intermediate structure of figure 13 , wherein the sacrificial oxide layer is indicated at 14.
  • the sacrificial oxide layer 14 is then completely removed, and the ends of the oxide portions 4 are also removed, thus providing the intermediate structure illustrated in figure 14 .
  • the wafer 1 is oxidized, for forming the second oxide layer 11 covering the lateral walls 10a' and the base wall 10b' of the intermediate trenches 10' ( figure 15 ), and the second silicon nitride layer 12 is then deposited; thereby, the intermediate structure shown in figure 16 is obtained.
  • the described method produces an epitaxial layer 23 without crystallographic defects, and thus SOI wafers having far better electrical characteristics than the SOI substrate described in the above-described patent application, with far lower costs than with the currently used methods for producing such substrates.
  • the improvement in the final electrical characteristics is obtained without using additional masks, through simple oxidation and wet etching steps, and thus with low costs and in a well-controllable way, since the used steps are typical and well-known in the production of integrated circuits.
  • TEOS tetraethylorthosilicate
  • a TEOS oxide layer having a thickness comprised, e.g., between 5000 and 7000 ⁇ , and preferably 6000 ⁇ , subsequently defined with the first nitride layer 5, and with the first oxide layer 4, to form the hard mask 9, for better protecting the first portions 8' of the monocrystalline silicon region 2 during the various processing steps of the wafer 1.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)

Claims (6)

  1. Procédé de production d'une plaquette de silicium sur isolant (SOI) comprenant, successivement, des étapes consistant à :
    - former, sur une plaquette (1) de matériau semiconducteur monocristallin, un masque (9) d'un matériau résistant à l'oxydation, le masque (9) définissant des premières régions protectrices (7) couvrant des premières portions (8') de ladite plaquette (1), lesdites premières portions (8') étant séparées les unes des autres par des secondes portions (8'') non couvertes par ledit masque (9) ;
    - excaver lesdites secondes portions (8'') de ladite plaquette (1), en formant des premières tranchées (10) s'étendant entre lesdites premières portions (8') de ladite plaquette (1), chacune desdites premières tranchées (10) étant délimitée par des parois latérales (10a) et par une paroi de base (10b) ;
    - dans une étape de traitement distincte ultérieure, éliminer des régions de surface desdites parois latérales (10a) desdites premières tranchées (10) au moins en dessous desdites premières régions protectrices (7), formant ainsi des tranchées intermédiaires (10'), plus larges que lesdites premières tranchées (10) ;
    - graver ladite plaquette (1) en dessous desdites tranchées intermédiaires (10'), formant ainsi des tranchées finales plus profondes (16) ;
    - oxyder thermiquement ladite plaquette (1) pour former une couche d'oxyde enterrée continue qui ferme complètement lesdites tranchées finales plus profondes (16) ;
    - éliminer lesdites régions protectrices (7) ; et
    - faire croître une couche épitaxiale de silicium (23).
  2. Procédé selon la revendication 1, caractérisé en ce que ladite étape d'élimination des régions de surface comprend les étapes consistant à :
    - oxyder thermiquement ladite plaquette, formant une couche d'oxyde sacrificielle (14) au niveau desdites parois latérales (10a) et de ladite paroi de base (10b) desdites premières tranchées (10), ladite couche d'oxyde sacrificielle (14) s'étendant également partiellement en dessous desdites premières régions protectrices (7) ; et
    - éliminer complètement ladite couche d'oxyde sacrificielle (14).
  3. Procédé selon la revendication 2, caractérisé en ce que ladite étape d'élimination complète comprend une étape de gravure par voie humide de ladite plaquette (1) .
  4. Procédé selon la revendication 2 ou la revendication 3, caractérisé en ce que ladite couche d'oxyde sacrificielle (14) a une épaisseur comprise entre 2 000 et 4 000 Â.
  5. Procédé selon l'une quelconque des revendications précédentes, caractérisé en ce que ladite étape consistant à former un masque (9) comprend des étapes consistant à :
    - former des portions d'oxyde (4) couvrant lesdites premières portions (8') ; et
    - former des portions de nitrure (5) couvrant lesdites portions d'oxyde.
  6. Procédé de production d'un dispositif SOI selon l'une quelconque des revendications 1 à 5, dans lequel l'étape consistant à faire croître une couche épitaxiale de silicium comprend le fait de faire croître une couche épitaxiale continue (23) s'étendant sur la plaquette (1) entière.
EP98830743A 1998-12-10 1998-12-10 Procédé de fabrication d'une plaquette SOI Expired - Lifetime EP1009024B1 (fr)

Priority Applications (4)

Application Number Priority Date Filing Date Title
EP98830743A EP1009024B1 (fr) 1998-12-10 1998-12-10 Procédé de fabrication d'une plaquette SOI
DE69841104T DE69841104D1 (de) 1998-12-10 1998-12-10 Herstellungsverfahren für eine SOI-Scheibe
US09/457,623 US6506663B1 (en) 1998-12-10 1999-12-08 Method for producing an SOI wafer
JP11350981A JP2000183317A (ja) 1998-12-10 1999-12-10 Ｓｏｉウェハ―の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP98830743A EP1009024B1 (fr) 1998-12-10 1998-12-10 Procédé de fabrication d'une plaquette SOI

Publications (2)

Publication Number Publication Date
EP1009024A1 EP1009024A1 (fr) 2000-06-14
EP1009024B1 true EP1009024B1 (fr) 2009-08-26

Family

ID=8236913

Family Applications (1)

Application Number Title Priority Date Filing Date
EP98830743A Expired - Lifetime EP1009024B1 (fr) 1998-12-10 1998-12-10 Procédé de fabrication d'une plaquette SOI

Country Status (4)

Country Link
US (1) US6506663B1 (fr)
EP (1) EP1009024B1 (fr)
JP (1) JP2000183317A (fr)
DE (1) DE69841104D1 (fr)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10143936A1 (de) 2001-09-07 2003-01-09 Infineon Technologies Ag Verfahren zur Bildung eines SOI-Substrats, vertikaler Transistor und Speicherzelle mit vertikalem Transistor
EP1294018A1 (fr) * 2001-09-17 2003-03-19 Infineon Technologies AG Substrat silicium sur isolant et sa méthode de fabrication
US20050100601A1 (en) * 2003-11-07 2005-05-12 Viratox, L.L.C. Virucidal activities of cetylpyridinium chloride
US7101806B2 (en) * 2004-10-15 2006-09-05 International Business Machines Corporation Deep trench formation in semiconductor device fabrication
EP2203934A1 (fr) * 2007-10-18 2010-07-07 Nxp B.V. Procédé de fabrication de structures semi-conducteur sur isolant (soi) localisées dans une tranche semi-conductrice massive
CN106241731A (zh) * 2016-08-25 2016-12-21 华东光电集成器件研究所 一种平板电容mems器件电容间隙的控制制备方法
SG10201913850VA (en) * 2017-07-14 2020-03-30 Sunedison Semiconductor Ltd Method of manufacture of a semiconductor on insulator structure

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0948034A1 (fr) * 1998-04-03 1999-10-06 STMicroelectronics S.r.l. Méthode pour la fabrication d'une plaquette S01

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2156149A (en) * 1984-03-14 1985-10-02 Philips Electronic Associated Dielectrically-isolated integrated circuit manufacture
US5688655A (en) * 1988-02-10 1997-11-18 Ict Pharmaceuticals, Inc. Method of screening for protein inhibitors and activators
JP2879623B2 (ja) * 1991-07-26 1999-04-05 富士写真フイルム株式会社 カラー感光材料
JP3153632B2 (ja) * 1992-06-11 2001-04-09 ローム株式会社 Ｓｏｉ構造の製造方法
US5472904A (en) * 1994-03-02 1995-12-05 Micron Technology, Inc. Thermal trench isolation
US5719085A (en) * 1995-09-29 1998-02-17 Intel Corporation Shallow trench isolation technique
US6114741A (en) * 1996-12-13 2000-09-05 Texas Instruments Incorporated Trench isolation of a CMOS structure
US5763315A (en) * 1997-01-28 1998-06-09 International Business Machines Corporation Shallow trench isolation with oxide-nitride/oxynitride liner
US6103635A (en) * 1997-10-28 2000-08-15 Fairchild Semiconductor Corp. Trench forming process and integrated circuit device including a trench
US6093611A (en) * 1997-12-19 2000-07-25 Advanced Micro Devices, Inc. Oxide liner for high reliability with reduced encroachment of the source/drain region
US6100163A (en) * 1999-01-07 2000-08-08 Taiwan Semiconductor Manufacturing Company Gap filling of shallow trench isolation by ozone-tetraethoxysilane

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0948034A1 (fr) * 1998-04-03 1999-10-06 STMicroelectronics S.r.l. Méthode pour la fabrication d'une plaquette S01

Also Published As

Publication number Publication date
EP1009024A1 (fr) 2000-06-14
US6506663B1 (en) 2003-01-14
DE69841104D1 (de) 2009-10-08
JP2000183317A (ja) 2000-06-30

Similar Documents

Publication Publication Date Title
US4639288A (en) Process for formation of trench in integrated circuit structure using isotropic and anisotropic etching
US5989978A (en) Shallow trench isolation of MOSFETS with reduced corner parasitic currents
US6518147B1 (en) Process for manufacturing an SOI wafer by oxidation of buried channels
US6747333B1 (en) Method and apparatus for STI using passivation material for trench bottom liner
JP2006237643A (ja) 半導体材料ウエハ内に埋込みキャビティを形成するプロセスおよび埋込みキャビティ
EP0258311A1 (fr) Procede de formation de tranchees d'isolation dans un substrat de semiconducteur.
JPH07335638A (ja) デバイス作製プロセス
EP0354226B1 (fr) Procede de formation de regions d'isolation dans un substrat a semiconducteur
JPH01276641A (ja) 半導体デバイスの製造方法
US6521510B1 (en) Method for shallow trench isolation with removal of strained island edges
US6475875B1 (en) Shallow trench isolation elevation uniformity via insertion of a polysilicon etch layer
EP1009024B1 (fr) Procédé de fabrication d'une plaquette SOI
US6255145B1 (en) Process for manufacturing patterned silicon-on-insulator layers with self-aligned trenches and resulting product
US6559035B2 (en) Method for manufacturing an SOI wafer
JPS631753B2 (fr)
EP1049155A1 (fr) Procédé de fabrication d'une pastille SOI avec des régions d'oxyde enterrées sans bout pointu
US6239469B1 (en) Method for fabrication of silicon on insulator substrates
KR100374455B1 (ko) 평면 트렌치의 제조 방법
US6350657B1 (en) Inexpensive method of manufacturing an SOI wafer
EP0978872B1 (fr) Procédé économique de fabrication d'une puce SOI
WO1993010559A1 (fr) Procede pour fabriquer des tranchees profondes remplies d'isolant dans des substrats de semi-conducteur
EP0948034B1 (fr) Méthode pour la fabrication d'une plaquette S01
US6063693A (en) Planar trenches
GB2333644A (en) A method of forming void free trench isolation
EP0929095A1 (fr) Procédé pour fabriquer un substrat du type SOI

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB IT

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

17P Request for examination filed

Effective date: 20001125

AKX Designation fees paid

Free format text: DE FR GB IT

17Q First examination report despatched

Effective date: 20061219

R17C First examination report despatched (corrected)

Effective date: 20061219

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB IT

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 69841104

Country of ref document: DE

Date of ref document: 20091008

Kind code of ref document: P

RAP2 Party data changed (patent owner data changed or rights of a patent transferred)

Owner name: STMICROELECTRONICS SRL

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20100527

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090826

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20101201

Year of fee payment: 13

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20121210

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20121210

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20131219

Year of fee payment: 16

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20150831

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20141231

REG Reference to a national code

Ref country code: DE

Ref legal event code: R082

Ref document number: 69841104

Country of ref document: DE

Representative=s name: SCHMITT-NILSON SCHRAUD WAIBEL WOHLFROM PATENTA, DE

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20171120

Year of fee payment: 20

REG Reference to a national code

Ref country code: DE

Ref legal event code: R071

Ref document number: 69841104

Country of ref document: DE