EP0973084A2 - Integrierte Schaltung mit einem Spannungsregler - Google Patents
Integrierte Schaltung mit einem Spannungsregler Download PDFInfo
- Publication number
- EP0973084A2 EP0973084A2 EP99113089A EP99113089A EP0973084A2 EP 0973084 A2 EP0973084 A2 EP 0973084A2 EP 99113089 A EP99113089 A EP 99113089A EP 99113089 A EP99113089 A EP 99113089A EP 0973084 A2 EP0973084 A2 EP 0973084A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- voltage
- voltage divider
- voltage regulator
- integrated circuit
- divider
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/468—Regulating voltage or current wherein the variable actually regulated by the final control device is dc characterised by reference voltage circuitry, e.g. soft start, remote shutdown
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
- G05F1/575—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices characterised by the feedback circuit
Definitions
- the invention relates to an integrated circuit with a Voltage regulator for generating an internal supply voltage, one input for supplying an actual value and one Input for supplying a reference voltage as a setpoint has, the actual value by means of a first voltage divider is generated from the internal supply voltage and where the sensitivity of the voltage regulator from the resistance value at least one resistance element of the first Voltage divider depends.
- a corresponding voltage regulator is from U. Tietze, Ch. Schenk: Semiconductor circuit technology, 10th edition, Berlin 1993 described in section 18.3.3.
- the operational amplifier is a Switching transistor connected downstream of the output of the controller provides the voltage to be regulated, which comes from a higher Voltage is derived.
- the voltage divider ratio of the determine the first voltage divider and the value of the reference voltage the value of the regulated output voltage. On the arranged between the regulated output voltage and ground first voltage divider flows a leakage current, the more so is greater, the smaller the total resistance of the voltage divider is.
- the sensitivity of the voltage regulator is reduced. This sensitivity depends on the RC constant, which is determined by the Voltage divider and the associated input capacitance of the operational amplifier is determined.
- the invention has for its object an integrated Specify circuit of the type described at the beginning sufficient sensitivity of the voltage regulator is guaranteed and on the other hand, the leakage current that occurs is reduced.
- the first voltage divider is a second one Voltage divider connected in parallel, the same voltage divider ratio as the first voltage divider has and which can be activated by at least one switching element and can be deactivated.
- both voltage dividers have the same voltage divider ratio have, results both with activated and If the second voltage divider is deactivated, the same value as output voltage of the voltage regulator to be regulated, because that resulting voltage divider ratio is always constant. However, the resistance value is different in both cases, so that with the unchanged input capacity of the voltage regulator each have different RC constants result and thus the sensitivity (control speed) of the voltage regulator is changed. Is the second Voltage divider deactivated and only the first voltage divider effective, results from the relatively higher resistance value both a lower sensitivity of the voltage regulator as well as a lower leakage current that over the voltage divider flows.
- the second voltage divider activated, the total resistance results from the Parallel connection of the respective resistance elements and will therefore in any case less than in the previously described case, so that the sensitivity of the voltage regulator due to the reduced RC constant is increased, but at the same time the leakage current increases across the resulting voltage divider.
- At least one switching element that is used for activation or deactivation the second voltage divider is used via an operating mode signal to control that in a normal mode the integrated circuit turns the switching element on and the switching element in an energy-saving mode locks.
- an energy saving mode one integrated circuit an operating mode in which Current consumption significantly reduced compared to a normal operating mode is. This is achieved, for example, in that only certain basic functions are maintained while other functions can be switched off. Because of the low Current consumption in the energy saving mode is the one to be regulated Output voltage of the voltage regulator, which is used for supply the integrated circuit or parts thereof, exposed to a much lower load than in the Normal operating mode. Therefore, changes in load are also in the energy saving mode is extremely low. For this reason the voltage regulator does not have to be in the energy saving mode have the same sensitivity as in normal mode. Therefore, it is unproblematic in the energy saving mode higher resistance values of the first voltage divider to accept.
- the advantage to be achieved by the invention is the greater, the greater the difference between the resistance values of the first and second voltage dividers. Then results namely the biggest difference in the amount of each leakage current flowing through the resulting voltage divider.
- the voltage regulator can be an operational amplifier, for example his.
- the invention is applicable to all others Voltage regulators applicable where the control sensitivity depends on a voltage divider ratio.
- FIG. 1 shows an embodiment.
- the integrated circuit shown in FIG. 1 has an operational amplifier OP, which is fed by an external voltage V Ext .
- a reference voltage V Ref is supplied as a setpoint to a solitary input of the operational amplifier OP.
- the output of the operational amplifier is connected to the control terminal of a switching transistor T in the form of a p-channel transistor.
- the switching transistor T connects the external supply voltage V Ext via its main current path to the first electrode of a buffer capacitor C, the second electrode of which is connected to ground.
- An internal supply voltage V Int to be regulated is generated at the first electrode of the capacitor C by switching the switching transistor T. In order to close the control loop, the internal supply voltage V Int is fed back to an actual value input of the operational amplifier OP.
- a circuit node A which is arranged between the third R3 and the fourth R4 resistance element, is connected to the actual value input of the operational amplifier OP.
- the circuit shown in FIG. 1 has a second voltage divider, which is connected in parallel with the first voltage divider and has a first resistance element R1 and a second resistance element R2.
- the second voltage divider has a first switching element S1 in the form of a p-channel transistor between the internal supply voltage V Int and the first resistance element R1 and a second switching element S2 in the form of an n-channel transistor between the second resistance element R2 and ground.
- the control connections of these two switching elements S1, S2 are connected directly or via an inverter I to an operating mode signal EN.
- the operating mode signal EN it is possible to switch the two switching elements S1, S2 on simultaneously or to block them. In this way, the second voltage divider is activated in a normal operating mode of the integrated circuit or the second voltage divider is deactivated in an energy-saving mode.
- the voltage divider ratio of the first voltage divider R3, R4 matches the voltage divider ratio of the second voltage divider R1, R2. Therefore, in the normal operating mode in which the second voltage divider R1, R2 is activated, the same resulting voltage divider ratio results as in the energy-saving operating mode in which only the first voltage divider is effective. Thus, the internal supply voltage V Int to be regulated is regulated to the same value in both cases. However, the resistance values of the resistance elements of the first voltage divider R3, R4 are much larger than those of the second voltage divider R1, R2. This results in a much lower leakage current through the first voltage divider in the energy-saving mode than in the normal mode through the resulting voltage divider, which is formed by the parallel connection of the first and the second voltage divider.
- the sensitivity of the voltage regulator in the energy-saving mode is lower than in the normal mode, since the sensitivity and thus the control speed of the voltage regulator largely depends on the RC constant, which is formed by the resistance value of the respective voltage divider and the input capacitance of the actual value input of the operational amplifier OP.
- the input capacitance C P of the operational amplifier OP is shown in FIG. 1 for the sake of illustration.
- the RC constant is formed by the product of the resistance value of the parallel connection of the third resistance element R3 and the fourth resistance element R4 and the input capacitance CP.
- the normal operating mode it is formed by the product of the parallel connection of the resistance values of the first R1, the second R2, the third R3 and the fourth R4 resistance element and the input capacitance CP.
- the resistance elements R1, R2, R3, R4 can be formed, for example, by field effect transistors.
- the buffer capacitance C which serves to buffer the internal supply voltage V Int , can be formed, for example, by the input capacitances of circuit units supplied by the internal supply voltage. If these values are too low, an additional buffer capacity can be provided.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Continuous-Control Power Sources That Use Transistors (AREA)
- Control Of Electrical Variables (AREA)
Abstract
Description
Claims (4)
- Integrierte Schaltung mit einem Spannungsregler (OP) zum Erzeugen einer internen Versorgungsspannung (VInt), der einen Eingang zum Zuführen eines Istwertes und einen Eingang zum Zuführen einer Referenzspannung (VRef) als Sollwert aufweist, bei derder Istwert mittels eines ersten Spannungsteilers (R3, R4) aus der internen Versorgungsspannung (VInt) erzeugt wird,die Empfindlichkeit des Spannungsreglers (OP) vom Widerstandswert wenigstens eines Widerstandselementes (R3) des ersten Spannungsteilers abhängtund dem ersten Spannungsteiler (R3, R4) ein zweiter Spannungsteiler (R1, R2) parallel geschaltet ist, der das gleiche Spannungsteilerverhältnis wie der erste Spannungsteiler aufweist und der durch wenigstens ein Schaltelement (S1, S2) aktivierbar und deaktivierbar ist.
- Schaltung nach Anspruch 1,
bei der das wenigstens eine Schaltelement (S1, S2) über ein Betriebsartsignal (EN) gesteuert ist, das in einer Normalbetriebsart der integrierten Schaltung das wenigstens eine Schaltelement leitend schaltet und das in einer Energiesparbetriebsart das Schaltelement sperrt. - Schaltung nach einem der vorstehenden Ansprüche,
deren erster Spannungsteiler (R3, R4) wesentlich hochohmiger ist als der zweite Spannungsteiler (R1, R2). - Schaltung nach einem der vorstehenden Ansprüche,
deren Spannungsregler (OP) einen Operationsverstärker enthält, dem der Istwert und der Sollwert zugeführt werden.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19832309 | 1998-07-17 | ||
DE19832309A DE19832309C1 (de) | 1998-07-17 | 1998-07-17 | Integrierte Schaltung mit einem Spannungsregler |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0973084A2 true EP0973084A2 (de) | 2000-01-19 |
EP0973084A3 EP0973084A3 (de) | 2000-04-05 |
EP0973084B1 EP0973084B1 (de) | 2009-06-24 |
Family
ID=7874492
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP99113089A Expired - Lifetime EP0973084B1 (de) | 1998-07-17 | 1999-07-06 | Integrierte Schaltung mit einem Spannungsregler |
Country Status (4)
Country | Link |
---|---|
US (1) | US6133779A (de) |
EP (1) | EP0973084B1 (de) |
DE (2) | DE19832309C1 (de) |
TW (1) | TWM251161U (de) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100429724C (zh) * | 2004-01-10 | 2008-10-29 | 因芬尼昂技术股份公司 | 半导体记忆电路及其待命模式操作方法 |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2789190B1 (fr) * | 1999-01-28 | 2001-06-01 | St Microelectronics Sa | Alimentation regulee a fort taux de rejection du bruit d'une tension d'alimentation |
US6300810B1 (en) * | 1999-02-05 | 2001-10-09 | United Microelectronics, Corp. | Voltage down converter with switched hysteresis |
KR100351931B1 (ko) * | 2000-05-30 | 2002-09-12 | 삼성전자 주식회사 | 반도체 메모리 장치의 전압 감지 회로 |
US6351137B1 (en) * | 2000-08-15 | 2002-02-26 | Pulsecore, Inc. | Impedance emulator |
US6479974B2 (en) | 2000-12-28 | 2002-11-12 | International Business Machines Corporation | Stacked voltage rails for low-voltage DC distribution |
DE10354534A1 (de) | 2003-11-12 | 2005-07-14 | Atmel Germany Gmbh | Schaltungsanordnung zur Spannungserfassung |
DE10360030A1 (de) * | 2003-12-19 | 2005-07-21 | Infineon Technologies Ag | Halbleiterspeichervorrichtung und Verfahren zum Betreiben einer Halbleiterspeichervorrichtung |
KR100586545B1 (ko) * | 2004-02-04 | 2006-06-07 | 주식회사 하이닉스반도체 | 반도체 메모리 장치의 오실레이터용 전원공급회로 및 이를이용한 전압펌핑장치 |
US6956429B1 (en) * | 2004-02-09 | 2005-10-18 | Fairchild Semiconductor Corporation | Low dropout regulator using gate modulated diode |
KR100596977B1 (ko) * | 2004-08-20 | 2006-07-05 | 삼성전자주식회사 | 외부 기준 전압과 내부 기준 전압을 동시에 이용하는 기준전압 발생 회로 및 이를 이용한 기준 전압 발생 방법 |
US9256239B2 (en) | 2011-03-17 | 2016-02-09 | Watlow Electric Manufacturing Company | Voltage controlling circuit |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3105198A1 (de) * | 1981-02-13 | 1982-09-09 | Philips Patentverwaltung Gmbh, 2000 Hamburg | "schaltungsanordnung zur genauen einstellung einer elektrischen spannung" |
JPS60238915A (ja) * | 1984-05-11 | 1985-11-27 | Ikegami Tsushinki Co Ltd | 定電流発生回路 |
JPH0659413A (ja) * | 1992-06-29 | 1994-03-04 | Eastman Kodak Co | カラー写真要素及び画像形成方法 |
US5467009A (en) * | 1994-05-16 | 1995-11-14 | Analog Devices, Inc. | Voltage regulator with multiple fixed plus user-selected outputs |
EP0846996A1 (de) * | 1996-12-05 | 1998-06-10 | STMicroelectronics S.r.l. | Leistungstransistorsteuerschaltung für Spannungsregler |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3516556B2 (ja) * | 1996-08-02 | 2004-04-05 | 沖電気工業株式会社 | 内部電源回路 |
US6066979A (en) * | 1996-09-23 | 2000-05-23 | Eldec Corporation | Solid-state high voltage linear regulator circuit |
-
1998
- 1998-07-17 DE DE19832309A patent/DE19832309C1/de not_active Expired - Fee Related
-
1999
- 1999-06-30 TW TW092217352U patent/TWM251161U/zh not_active IP Right Cessation
- 1999-07-06 EP EP99113089A patent/EP0973084B1/de not_active Expired - Lifetime
- 1999-07-06 DE DE59915043T patent/DE59915043D1/de not_active Expired - Lifetime
- 1999-07-19 US US09/356,811 patent/US6133779A/en not_active Expired - Lifetime
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3105198A1 (de) * | 1981-02-13 | 1982-09-09 | Philips Patentverwaltung Gmbh, 2000 Hamburg | "schaltungsanordnung zur genauen einstellung einer elektrischen spannung" |
JPS60238915A (ja) * | 1984-05-11 | 1985-11-27 | Ikegami Tsushinki Co Ltd | 定電流発生回路 |
JPH0659413A (ja) * | 1992-06-29 | 1994-03-04 | Eastman Kodak Co | カラー写真要素及び画像形成方法 |
US5467009A (en) * | 1994-05-16 | 1995-11-14 | Analog Devices, Inc. | Voltage regulator with multiple fixed plus user-selected outputs |
EP0846996A1 (de) * | 1996-12-05 | 1998-06-10 | STMicroelectronics S.r.l. | Leistungstransistorsteuerschaltung für Spannungsregler |
Non-Patent Citations (2)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 010, no. 106 (P-449), 22. April 1986 (1986-04-22) & JP 60 238915 A (IKEGAMI TSUUSHINKI KK), 27. November 1985 (1985-11-27) * |
PATENT ABSTRACTS OF JAPAN vol. 1998, no. 07, 31. März 1998 (1998-03-31) & JP 06 059413 A (EASTMAN KODAK CO), 4. März 1994 (1994-03-04) * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100429724C (zh) * | 2004-01-10 | 2008-10-29 | 因芬尼昂技术股份公司 | 半导体记忆电路及其待命模式操作方法 |
Also Published As
Publication number | Publication date |
---|---|
EP0973084A3 (de) | 2000-04-05 |
DE59915043D1 (de) | 2009-08-06 |
EP0973084B1 (de) | 2009-06-24 |
US6133779A (en) | 2000-10-17 |
DE19832309C1 (de) | 1999-10-14 |
TWM251161U (en) | 2004-11-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69814250T2 (de) | Spannungsregelung mit Lastpolstabilisation | |
DE60225124T2 (de) | Regelungseinrichtung mit kleiner Verlustspannung, mit großem Lastbereich und schneller innerer Regelschleife | |
DE4315738C2 (de) | Strombegrenzungsschaltung und Konstantspannungsquelle für diese | |
DE69530905T2 (de) | Schaltung und Verfahren zur Spannungsregelung | |
DE4226047C2 (de) | Schaltkreis zur Erzeugung einer internen Spannungsversorgung mit einer Steuerschaltung zur Durchführung eines Belastungstests ("Burn-in-Test") | |
DE4124427C2 (de) | Schaltung zum Erzeugen einer inneren temperaturstabilisierten Versorgungsspannung | |
DE10110273C2 (de) | Spannungsgenerator mit Standby-Betriebsart | |
DE4037206C2 (de) | Versorgungsspannungs-Steuerschaltkreis mit der Möglichkeit des testweisen Einbrennens ("burn-in") einer internen Schaltung | |
DE60017049T2 (de) | Linearer Regler mit niedrigem Reihenspannungsabfall | |
DE3606203C2 (de) | ||
DE102004032697A1 (de) | Energieversorgungs-Steuergerät mit einer hochzuverlässigen Überstrom-Erfassungsschaltung | |
DE19832309C1 (de) | Integrierte Schaltung mit einem Spannungsregler | |
CH623442B5 (de) | ||
DE19681425B3 (de) | Schaltung und Verfahren zum Regeln einer Spannung | |
DE2240971A1 (de) | Torschaltung | |
DE4041823A1 (de) | Zweiadriger detektor mit regulierter spannung | |
DE2250625A1 (de) | Stromregler | |
EP0749059A2 (de) | Telekommunikationsendgerät mit Spannungsregelschaltung | |
DE3136300A1 (de) | "antriebsschaltung fuer einen oszillator mit niedrigem stromverbrauch" | |
DE3024014C2 (de) | Wechsel-Gleichspannungswandler in Form einer integrierten Schaltung | |
EP0489259A2 (de) | Kapazitäts-Frequenz-Wandler | |
EP0904576B1 (de) | Stromversorgungsschaltung | |
DE10049994A1 (de) | Schaltungsanordnung zum Überwachen und/oder zum Einstellen von Versorgungsspannungen | |
DE69820220T2 (de) | Vorspannungsschaltung hoher impedanz für wechselstromsignalverstärker | |
DE102018116669B4 (de) | Verfahren zum Betrieb eines stützkondensatorfreien Low-Drop-Spannungsreglers mit großem Spannungsbereich |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB IE IT |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;MK;RO;SI |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;MK;RO;SI |
|
RIC1 | Information provided on ipc code assigned before grant |
Free format text: 7G 05F 1/575 A, 7G 05F 1/46 B |
|
17P | Request for examination filed |
Effective date: 20000818 |
|
17Q | First examination report despatched |
Effective date: 20001030 |
|
AKX | Designation fees paid |
Free format text: DE FR GB IE IT |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: INFINEON TECHNOLOGIES AG |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB IE IT |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D Free format text: LANGUAGE OF EP DOCUMENT: GERMAN |
|
REF | Corresponds to: |
Ref document number: 59915043 Country of ref document: DE Date of ref document: 20090806 Kind code of ref document: P |
|
RAP2 | Party data changed (patent owner data changed or rights of a patent transferred) |
Owner name: QIMONDA AG |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FD4D |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20090624 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20090924 |
|
26N | No opposition filed |
Effective date: 20100325 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20090924 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20090624 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 17 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R081 Ref document number: 59915043 Country of ref document: DE Owner name: POLARIS INNOVATIONS LTD., IE Free format text: FORMER OWNER: INFINEON TECHNOLOGIES AG, 85579 NEUBIBERG, DE |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: TP Owner name: INFINEON TECHNOLOGIES AG, DE Effective date: 20160212 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 18 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20160613 Year of fee payment: 18 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20160628 Year of fee payment: 18 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 59915043 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20180330 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180201 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20170731 |