EP0957420B1 - Klemmschaltung - Google Patents
Klemmschaltung Download PDFInfo
- Publication number
- EP0957420B1 EP0957420B1 EP99109644A EP99109644A EP0957420B1 EP 0957420 B1 EP0957420 B1 EP 0957420B1 EP 99109644 A EP99109644 A EP 99109644A EP 99109644 A EP99109644 A EP 99109644A EP 0957420 B1 EP0957420 B1 EP 0957420B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- transistor
- clamping
- voltage
- diode
- clamping circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/22—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the bipolar type only
- G05F3/222—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the bipolar type only with compensation for device parameters, e.g. Early effect, gain, manufacturing process, or external variations, e.g. temperature, loading, supply voltage
- G05F3/227—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the bipolar type only with compensation for device parameters, e.g. Early effect, gain, manufacturing process, or external variations, e.g. temperature, loading, supply voltage producing a current or voltage as a predetermined function of the supply voltage
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/24—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only
- G05F3/242—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only with compensation for device parameters, e.g. channel width modulation, threshold voltage, processing, or external variations, e.g. temperature, loading, supply voltage
- G05F3/247—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only with compensation for device parameters, e.g. channel width modulation, threshold voltage, processing, or external variations, e.g. temperature, loading, supply voltage producing a voltage or current as a predetermined function of the supply voltage
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/26—Current mirrors
- G05F3/262—Current mirrors using field-effect transistors only
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/26—Current mirrors
- G05F3/267—Current mirrors using both bipolar and field-effect technology
Description
- Fig. 1
- ein Schaltbild einer ersten Ausführungsform der Erfindung;
- Fig. 2
- ein Schaltbild einer zweiten Ausführungsform der Erfindung;
- Fig. 3
- ein Schaltbild einer dritten Ausführungsform der Erfindung;
- Fig. 4
- die Ausgangskennlinien der in den Figuren 1 bis 3 gezeigten Schaltungen und
- Fig. 5a und 5b
- eine Klemmschaltung gemäß dem Stand der Technik.
- T1/M1
- - erster Transistor/erster Feldeffekttransistor
- T2/M2
- - zweiter Transistor/zweiter Feldeffekttransistor
- M3
- - dritter Feldeffekttransistor
- M4
- - vierter Feldeffekttransistor
- T5/M5
- - fünfter Transistor/fünfter Feldeffekttransistor
- T6/M6
- - sechster Transistor/sechster Feldeffekttransistor
- M7
- - siebter Feldeffekttransistor
- D1
- - erste Diode
- D2
- - zweite Diode
- D3
- - dritte Diode
- ZD
- - Zenerdiode
- RD
- - Reversdiode
- VDD
- - Versorgungsspannung
- Ibias
- - Stromquelle
- Vp
- - Eingangspfad
Claims (6)
- Klemmschaltung zum Erzeugen einer vorgegebenen Mindestspannung mit kreuzgekoppelten ersten und zweiten Transistoren (T1, T2), die von einem Normalbetrieb in einen Klemmbetrieb umschaltet, wenn die Spannung eines über einen Eingangspfad (Vp) zugeführten Signals unter eine vorbestimmte Klemmspannung abfällt, dadurch gekennzeichnet, daß ein dritter Transistor (M3) so in den Eingangspfad (Vp) geschaltet ist, daß er sich im Klemmbetrieb der Schaltung in rückwärts leitendem Zustand und im Normalbetrieb der Schaltung in vorwärts gesperrtem Zustand befindet.
- Klemmschaltung nach Anspruch 1,
wobei der dritte Transistor ein D-MOS-Feldeffekttransistor (M3) ist, dessen Gateanschluß mit einer Versorgungsspannung (VDD) zum Durchschalten des Feldeffekttransistors verbunden ist. - Klemmschaltung nach Anspruch 2,
wobei eine Zenerdiode (ZD) an dem Emitter des ersten Transistors (T1) vorgesehen ist zur Verhinderung einer unzulässigen Aufladung des Emitters durch den über den gesperrten dritten Transistor (M3) fließenden Sperrstrom. - Klemmschaltung nach Anspruch 2 oder 3,
wobei ein vierter D-MOS-Feldeffekttransistor (M4) vorgesehen ist, der zur zumindest teilweisen Kompensation des Einschaltwiderstandes des dritten D-MOS-Feldeffekttransistors (M3) in den Emitter eines fünften, über eine dritte Diode (D3) mit der Versorgungsspannung (VDD) verbundenen Transistors (T5) geschaltet ist, wobei der Gateanschluß des dritten Transistors (M3) mit dem Kollektor des fünften Transistors (T5) verbunden ist. - Klemmschaltung nach einem der vorhergehende Ansprüche,
wobei der erste, zweite, vierte und fünfte Transistor (T1, T2, T4, T5) und die dritte Diode (D3) jeweils MOS-Feldeffekttransistoren (M1, M2, M4, M5, M7) sind. - Klemmschaltung nach einem der vorhergehenden Ansprüche, insbesondere zur Anwendung in Verbindung mit integrierten Schaltungen,
wobei die Klemmspannung 0 Volt beträgt.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19821906 | 1998-05-15 | ||
DE19821906A DE19821906C1 (de) | 1998-05-15 | 1998-05-15 | Klemmschaltung |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0957420A2 EP0957420A2 (de) | 1999-11-17 |
EP0957420A3 EP0957420A3 (de) | 2000-03-29 |
EP0957420B1 true EP0957420B1 (de) | 2003-04-16 |
Family
ID=7867934
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP99109644A Expired - Lifetime EP0957420B1 (de) | 1998-05-15 | 1999-05-14 | Klemmschaltung |
Country Status (3)
Country | Link |
---|---|
US (1) | US6137278A (de) |
EP (1) | EP0957420B1 (de) |
DE (2) | DE19821906C1 (de) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7242240B2 (en) * | 2005-05-05 | 2007-07-10 | Agere Systems, Inc. | Low noise bandgap circuit |
US20090121770A1 (en) | 2007-03-29 | 2009-05-14 | Linear Technology Corporation | Method for clamping a semiconductor region at or near ground |
JP4553395B2 (ja) * | 2007-06-15 | 2010-09-29 | シャープ株式会社 | オシロスコープおよびそれを用いた半導体評価装置 |
EP2564220B1 (de) * | 2010-04-30 | 2016-04-20 | Katholieke Universiteit Leuven | Spannungsbegrenzungsschaltung und ihre verwendung |
US20130027117A1 (en) * | 2011-07-28 | 2013-01-31 | Anadyne, Inc. | Precision voltage clamp with very low temperature drift |
CN109474246B (zh) * | 2018-10-31 | 2022-06-28 | 西安微电子技术研究所 | 电压箝位保护结构及运算放大器输入级结构 |
CN111208401B (zh) * | 2018-11-22 | 2023-01-31 | 宁波飞芯电子科技有限公司 | 一种钳位光电二极管的测试方法以及装置 |
CN112152189B (zh) * | 2020-09-15 | 2023-01-31 | 广东省大湾区集成电路与系统应用研究院 | 一种钳位电路和电子设备 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3703711A (en) * | 1971-01-04 | 1972-11-21 | Honeywell Inf Systems | Memory cell with voltage limiting at transistor control terminals |
US3930172A (en) * | 1974-11-06 | 1975-12-30 | Nat Semiconductor Corp | Input supply independent circuit |
JPH0746506B2 (ja) * | 1985-09-30 | 1995-05-17 | 株式会社東芝 | 半導体メモリ装置 |
GB2189954B (en) * | 1986-04-30 | 1989-12-20 | Plessey Co Plc | Improvements relating to memory cell devices |
US4926073A (en) * | 1989-05-01 | 1990-05-15 | Motorola Inc. | Negative voltage clamp |
JPH06104672A (ja) * | 1992-09-22 | 1994-04-15 | Mitsubishi Electric Corp | クランプ回路 |
KR950005577B1 (ko) * | 1992-12-30 | 1995-05-25 | 현대전자산업주식회사 | 비트 라인 부하 회로 |
FR2718259A1 (fr) * | 1994-03-30 | 1995-10-06 | Philips Composants | Circuit régulateur fournissant une tension indépendante de l'alimentation et de la température. |
US5519341A (en) * | 1994-12-02 | 1996-05-21 | Texas Instruments Incorporated | Cross coupled quad comparator for current sensing independent of temperature |
US5614850A (en) * | 1994-12-09 | 1997-03-25 | Texas Instruments Incorporated | Current sensing circuit and method |
-
1998
- 1998-05-15 DE DE19821906A patent/DE19821906C1/de not_active Expired - Fee Related
-
1999
- 1999-05-14 DE DE59905031T patent/DE59905031D1/de not_active Expired - Lifetime
- 1999-05-14 EP EP99109644A patent/EP0957420B1/de not_active Expired - Lifetime
- 1999-05-17 US US09/313,423 patent/US6137278A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
DE59905031D1 (de) | 2003-05-22 |
US6137278A (en) | 2000-10-24 |
DE19821906C1 (de) | 2000-03-02 |
EP0957420A3 (de) | 2000-03-29 |
EP0957420A2 (de) | 1999-11-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3342336A1 (de) | Schnittstellenschaltung | |
EP0496018B1 (de) | Integrierte Schaltung zur Erzeugung eines Reset-Signals | |
EP0587938A1 (de) | Integrierte Pufferschaltung | |
EP0591561B1 (de) | Integrierte Schaltung zur Erzeugung eines Reset-Signals | |
DE4334513C1 (de) | CMOS-Schaltung mit erhöhter Spannungsfestigkeit | |
EP0957420B1 (de) | Klemmschaltung | |
DE3736380A1 (de) | Schaltungsanordnung zur kontrolle der drain-source-spannung eines mos-transistors | |
DE2610177A1 (de) | Fuehlerverstaerker mit drei moeglichen betriebszustaenden zum anschluss an datenvielfachleitungen | |
DE2518078B2 (de) | Logische MOS-Schaltungsanordnung | |
DE3323446A1 (de) | Eingangssignalpegelwandler fuer eine mos-digitalschaltung | |
DE102019207770A1 (de) | Integrierter Halbleiterschaltkreis | |
DE3343700C2 (de) | ||
DE2925008A1 (de) | Integrierte strom-treiberschaltung | |
EP0135075A1 (de) | MOS-Inverterschaltung | |
DE10053374C2 (de) | Bipolarer Komparator | |
EP1099308B1 (de) | Treiberschaltung | |
DE19838109B4 (de) | Ansteuerschaltung für induktive Lasten | |
DE3110355A1 (de) | "vorspannungsgenerator" | |
EP0748047A1 (de) | Integrierte Pufferschaltung | |
EP1078460A1 (de) | Verfahren und vorrichtung zum umschalten eines feldeffekttransistors | |
DE4223274A1 (de) | Treiberschaltung fuer induktive lasten | |
EP0676846B1 (de) | Schalter mit einem als Bipolartransistor ausgebildeten ersten Schaltelement | |
DE19719448A1 (de) | Inverterschaltung | |
DE3615513A1 (de) | Digital-analog-wandler fuer niedrige spannungswerte | |
DE10060842A1 (de) | Stromspiegelschaltung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB IT |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;MK;RO;SI |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;MK;RO;SI |
|
RIC1 | Information provided on ipc code assigned before grant |
Free format text: 7G 05F 3/22 A, 7G 11C 5/14 B |
|
17P | Request for examination filed |
Effective date: 20000503 |
|
AKX | Designation fees paid |
Free format text: DE FR GB IT |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: INFINEON TECHNOLOGIES AG |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Designated state(s): DE FR GB IT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20030416 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
REF | Corresponds to: |
Ref document number: 59905031 Country of ref document: DE Date of ref document: 20030522 Kind code of ref document: P |
|
GBV | Gb: ep patent (uk) treated as always having been void in accordance with gb section 77(7)/1977 [no translation filed] |
Effective date: 20030416 |
|
ET | Fr: translation filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20040119 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 18 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 19 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20170523 Year of fee payment: 19 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IT Payment date: 20170526 Year of fee payment: 19 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20170718 Year of fee payment: 19 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 59905031 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20181201 Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180514 Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180531 |