EP0899879A2 - Oscillateur en anneau - Google Patents

Oscillateur en anneau Download PDF

Info

Publication number
EP0899879A2
EP0899879A2 EP98202757A EP98202757A EP0899879A2 EP 0899879 A2 EP0899879 A2 EP 0899879A2 EP 98202757 A EP98202757 A EP 98202757A EP 98202757 A EP98202757 A EP 98202757A EP 0899879 A2 EP0899879 A2 EP 0899879A2
Authority
EP
European Patent Office
Prior art keywords
inverters
ring
slope
inverter
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP98202757A
Other languages
German (de)
English (en)
Other versions
EP0899879A3 (fr
EP0899879B1 (fr
Inventor
Michael Philips Patentverwaltung GmbH Pietrzyk
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Philips Intellectual Property and Standards GmbH
Koninklijke Philips NV
Original Assignee
Philips Corporate Intellectual Property GmbH
Philips Patentverwaltung GmbH
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Corporate Intellectual Property GmbH, Philips Patentverwaltung GmbH, Koninklijke Philips Electronics NV filed Critical Philips Corporate Intellectual Property GmbH
Publication of EP0899879A2 publication Critical patent/EP0899879A2/fr
Publication of EP0899879A3 publication Critical patent/EP0899879A3/fr
Application granted granted Critical
Publication of EP0899879B1 publication Critical patent/EP0899879B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/03—Astable circuits
    • H03K3/0315—Ring oscillators

Definitions

  • the invention relates to a ring oscillator.
  • Such circuits are used in particular to generate system clocks.
  • Oscillators are known in which an odd number of inverters form a ring are interconnected. This type of oscillator is not variable in frequency.
  • the invention has for its object the frequencies generated by the oscillator to change step by step without changing the power consumption.
  • EP 0 633 662 A1 describes a circuit arrangement for a ring oscillator described, which has a first and a second series connection of n driver stages, which are connected to a ring. There are holding stages between the driver stages switched. With this circuit arrangement a frequency is generated and by the individual connections are nested, especially complementary Tapped signals.
  • Ring oscillators with an even number of ring inverters do not oscillate, therefore the ring oscillator is made to oscillate with the transverse inverters.
  • the ring inverter are connected in a row and the output of the last ring inverter is in the row fed back to the input of the first ring inverter.
  • the Slope inverters like the other inverters mentioned, are implemented with MOSFETs.
  • Another advantage of this circuit is that it can be integrated. This allows external Oscillators can be integrated into existing circuits to save space and material.
  • the ratio of the change in frequency is adjustable. Through the different channel widths of the transistors have different slopes, which depending on The slope of the resulting signal increases or decreases. Have here then the ring inverters belonging to a pair have a fixed channel width ratio the two slope inverters assigned to this pair of ring inverters. If that Channel width ratio for all ring inverter pairs to the assigned slope inverters is the same, the number of adjustable frequencies is the sum of half the Phases of the ring oscillator plus one, where the one stands for the frequency in which all Slope inverter pairs are switched in phase opposition.
  • the individual ring inverter pairs can also with different channel width ratios to the corresponding ones Slope inverter pairs are operated. If each pair of two ring inverters with the belonging to two slope inverters has a different channel width ratio the number of frequencies that can be set as the nth power of two, where n is the number is the ring inverter pair.
  • the Ring oscillator according to the invention fed with a current feed, the one Suppression of supply voltage modulation enables and thus the frequency keeps constant.
  • Such oscillators can be built with 4, 8, 12, 16 etc. ring inverters, which means that Number of phases is determined. At the same time, the number of phase-shifted signals or the number of signal points. In all Realizations the power consumption is always the same, since the number of inverters in the Ring oscillator are actively involved, is always the same. With increasing number of phases the number of adjustable frequencies increases.
  • FIG. 1 shows a structure of a four-phase ring oscillator.
  • a four-phase ring oscillator has four different output signals, which are all 90 ° out of phase with each other and at signal points 23, 24, 25, 26 can be tapped.
  • the four-phase ring oscillator according to FIG. 1 contains the four ring inverters 1, 2, 3, 4 which too a ring are switched. Between these ring inverters 1, 2, 3, 4 are transverse inverters 5, 6, 7, 8 switched so that this ring from the even number of ring inverters Stimulate swinging. Furthermore, four slope inverters 9, 10, 11, 12 via switches 13, 14, 15, 16 with switching signals 17, 18, 19 or 20 depending on the operating mode to the corresponding Signal points 23, 24, 25, 26 switchable. In this arrangement, the ring inverters 1 and 3 a pair to which the transverse inverters 5 and 6 and the slope inverters 9 and 11 are assigned are. The inputs of the ring inverter pair 1 and 3 are with the signal points 23 u. 25th connected.
  • the outputs of the slope inverters 9 and 11 are also in this simplest case connected to the outputs of ring inverters 1 and 3 and to signal points 24, 26.
  • Ring inverters 2 and 4 the associated transverse inverters 7 and 8 and the slope inverters 10 and 12, with the signal points 24, 26 for the inputs of the ring 2 and 4 and slope inverters 10 u. 12 and the signal points 23 and 25, with which the outputs of the called slope and ring inverters connected form the other pair.
  • the signal at signal point 24 is transferred to signal point 26 via transverse inverter 5 fed back because here the signal with respect to signal point 24 by 180 ° is out of phase, and the signal at signal point 26 is via the cross inverter 6 fed back to signal point 24.
  • the signal points 25 are in the same way and 23 interconnected.
  • the slope inverter pairs become too depending on the switching signal the respective ring inverter pair in the operating modes "in-phase" or "opposite phase” switched.
  • the signal from signal point 23 is an input signal and for ring inverter 3 the signal from signal point 25. These signal points have a phase shift of 180 ° to each other. If the frequency of the ring oscillator is to be increased, the Ring inverters 1 and 3 simultaneously the associated slope inverters 9 and 11 from the Operating mode "opposite phase” switched to operating mode "In-phase". Since the two too additive signals are coupled at signal point 24, the frequency increases.
  • the slope inverter 9 is switched in phase to the ring inverter 1 because at the signal point 24, at which the output from the slope inverter 9 is located, a signal with a positive Phase shift of 90 ° with respect to signal point 23 is present.
  • the ring inverter 3 is the slope inverter 11 is switched in phase because at signal point 26 there is a signal with a positive phase shift of 90 ° with respect to signal point 25 is present.
  • the Frequency Through the counter-rotating signals at the signal points in the case of an anti-phase connection, the Frequency.
  • the slope inverters are always switched in pairs between the operating modes.
  • the slope inverter is switched from "in-phase” to "out-of-phase” and vice versa via the switch 13, 14, 15, 16, the switches 13 and 14 simultaneously via the Switching signal 17 or 18 are operated and the switches 15 and 16 simultaneously via the Switching signal 19 or 20.
  • Switching signals 17 and 18 are inverse to each other, as are 19 and 20.
  • the ring inverter 1 When the switching signal 17 is applied to the switches 13 and 14, the ring inverter 1 is the Slope inverter 9 and at the same time the ring inverter 3 of the slope inverter 11 in phase switched. Regardless of this, the signal 19 am can be simultaneously or not simultaneously Switches 15 and 16 are applied, whereby the slope inverters 10 and 12 each Ring inverters 2 and 4 are switched in phase.
  • signal 18 When signal 18 is applied to the Switches 13 and 14 become the ring inverter 1 of the slope inverter 11 and the ring inverter 3 of the slope inverter 9 switched in phase opposition.
  • the ring inverter 2 is in the concern of Signals 20 at the switch 16 of the slope inverter 12 in phase opposition and since Switch 15 receives this signal 20 at the same time, the ring inverter 4 becomes the slope inverter 10 switched in phase opposition.
  • the ratio of the channel widths of the transistors in the slope inverters and Ring inverters determine the achievable frequency change. If all slope-inverter pairs for example the same for the associated ring inverter pairs Channel width ratio of 1: 2, the frequency is increased or depending on the operating mode weakened because the slope inverters have a different slope than the ring inverters. In this example, three different frequencies can be set. If you have the Frequency of the combination of the "in-phase" switched slope inverter pair 9 u. 11 and the other "opposite-phase" slope inverter pair 10 u. 12 as one Considered medium frequency, this frequency halves when the slope inverter 9 u. 11 to the ring inverters 1 u.
  • FIG. 2 shows an external circuit of a ring oscillator 30.
  • a current source 22 Via a current source 22 the ring oscillator 30 is operated. It becomes a with the high-resistance current source 22 Voltage generated at point 27, across a suppression capacitor 21 and the Internal resistance of the oscillator 30 is present. This creates the tension at point 27 a reference potential 28 so that an interference voltage with which the reference potential 28th can be modulated, has no influence on the frequency of the ring oscillator.
  • the signals 17 and 18, 19 and 20 are from a digital circuit, not shown the switches (13, 14, 15, 16 in Fig. 1) in the ring oscillator 30 supplied.
  • the signals 23, 24, 25, 26 represent the signal points of the ring oscillator 30, of which the set one Frequency, phase-shifted by 90 °, is tapped.
  • FIG. 3 shows an inverter cell as it is used for the three types of inverters mentioned, consisting of a p-channel MOSFET 45 and an n-channel MOSFET 46, with a Reference potential 44 and a supply voltage 43. Via an input 41 each placed in a conductive state after the level of one of the two transistors 45, 46, whereby an output 42 is pulled to an opposite potential and thus an outputs negated signal.
  • the transistors used in the individual inverters e.g. 45 and 46 different channel widths to the slope of the n- and p-channel transistors to keep as equal as possible and thus a symmetrical switchover point for the To generate inverters.
  • Fig. 4 shows a circuit arrangement for a sixteen-phase ring oscillator, in which the paired ring inverters are combined in blocks 1-8 with associated pairs of transverse inverters.
  • This sixteen-phase oscillator has sixteen signal points 10-25, at which the phase-shifted frequencies are applied with a phase shift of 22.5 ° between successive signal points.
  • the output is the Slope inverter connected to the fourth following signal point because the signal is there Is 90 ° out of phase.
  • the slope inverter is in the opposite direction with a signal point connected, the four signal points before the signal point of the input of the slope inverter is to achieve the 90 ° negative phase shift.
  • the Pairing "in-phase" switching of the slope inverters increases the frequency. If all eight If the pairs of slope inverters are switched in phase, the highest frequency can be reached. If the slope inverters are all switched in phase opposition, the lowest frequency can be reached. By switching some pairs of slope inverters, intermediate frequencies are reached. With The 16 phase oscillator can be set to 9 different frequencies, with the same Channel width ratios of the ring inverters of blocks 1-8 to the assigned slope inverters. Are the channel width ratios of the ring inverters in blocks 1-8 to assigned slope inverters all different, 28 different frequencies to adjust.

Landscapes

  • Manipulation Of Pulses (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Inverter Devices (AREA)
EP98202757A 1997-08-23 1998-08-18 Oscillateur en anneau Expired - Lifetime EP0899879B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19736857A DE19736857C1 (de) 1997-08-23 1997-08-23 Ringoszillator
DE19736857 1997-08-23

Publications (3)

Publication Number Publication Date
EP0899879A2 true EP0899879A2 (fr) 1999-03-03
EP0899879A3 EP0899879A3 (fr) 2000-08-02
EP0899879B1 EP0899879B1 (fr) 2003-10-29

Family

ID=7840028

Family Applications (1)

Application Number Title Priority Date Filing Date
EP98202757A Expired - Lifetime EP0899879B1 (fr) 1997-08-23 1998-08-18 Oscillateur en anneau

Country Status (4)

Country Link
US (1) US6008700A (fr)
EP (1) EP0899879B1 (fr)
JP (1) JPH11150446A (fr)
DE (2) DE19736857C1 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1598937A2 (fr) * 2004-05-17 2005-11-23 ATMEL Germany GmbH Circuit comprenant au moins une cellule à délai
US7557623B2 (en) 2005-04-18 2009-07-07 Nxp B.V. Circuit arrangement, in particular phase-locked loop, as well as corresponding method

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3615692B2 (ja) 2000-07-27 2005-02-02 ザインエレクトロニクス株式会社 多相クロック発振回路
US6593796B1 (en) * 2000-09-20 2003-07-15 Sipex Corporation Method and apparatus for powering multiple AC loads using overlapping H-bridge circuits
FR2816135B1 (fr) * 2000-10-30 2003-01-03 St Microelectronics Sa Generateur digital de taille reduite produisant des signaux d'horloge
US6445253B1 (en) 2000-12-18 2002-09-03 Api Networks, Inc. Voltage-controlled oscillator with ac coupling to produce highly accurate duty cycle square wave output
US7321601B2 (en) * 2001-09-26 2008-01-22 General Atomics Method and apparatus for data transfer using a time division multiple frequency scheme supplemented with polarity modulation
US6781470B2 (en) * 2001-09-26 2004-08-24 General Atomics Tunable oscillator
US7342973B2 (en) * 2001-09-26 2008-03-11 General Atomics Method and apparatus for adapting multi-band ultra-wideband signaling to interference sources
US6895059B2 (en) * 2001-09-26 2005-05-17 General Atomics Method and apparatus for data transfer using a time division multiple frequency scheme
US7609608B2 (en) * 2001-09-26 2009-10-27 General Atomics Method and apparatus for data transfer using a time division multiple frequency scheme with additional modulation
US7236464B2 (en) * 2001-09-26 2007-06-26 General Atomics Flexible method and apparatus for encoding and decoding signals using a time division multiple frequency scheme
AU2003294204A1 (en) * 2002-02-20 2004-05-04 General Atomics Method and apparatus for data transfer using a time division multiple frequency scheme with additional modulation
US7039885B1 (en) 2003-01-21 2006-05-02 Barcelona Design, Inc. Methodology for design of oscillator delay stage and corresponding applications
DE102004046519B4 (de) * 2004-09-23 2006-07-06 Micronas Gmbh Verfahren und Schaltungsanordnung zur Unterdrückung von Schwingungsmoden in Ringoszillatoren
US7411464B1 (en) * 2006-05-08 2008-08-12 Altera Corporation Systems and methods for mitigating phase jitter in a periodic signal
US20100045389A1 (en) * 2008-08-20 2010-02-25 Pengfei Hu Ring oscillator
DE102010055618A1 (de) * 2010-12-22 2012-06-28 Austriamicrosystems Ag Eingangsschaltungsanordnung, Ausgangsschaltungsanordnung und System mit einer Eingangs- und einer Ausgangsschaltungsanordnung
KR102276890B1 (ko) * 2014-08-14 2021-07-12 삼성전자주식회사 주파수 더블러
US11115005B2 (en) * 2019-08-28 2021-09-07 Samsung Electronics Co., Ltd Ring voltage controlled oscillator (VCO) startup helper circuit

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0306662A2 (fr) * 1987-09-08 1989-03-15 Tektronix, Inc. Dispositif de génération de signaux destinés à compenser des décalages temporels
EP0613246A1 (fr) * 1993-02-25 1994-08-31 AT&T Corp. Ligne à retard variable ayant une grande plage et oscillateur en anneau
US5459766A (en) * 1993-04-05 1995-10-17 U.S. Philips Corporation Digital phase-locked loop
US5635877A (en) * 1993-04-30 1997-06-03 Sgs-Thomson Microelectronics Ltd. Low voltage high frequency ring oscillator for controling phase-shifted outputs

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4105950A (en) * 1976-09-13 1978-08-08 Rca Corporation Voltage controlled oscillator (VCO) employing nested oscillating loops
US4517532A (en) * 1983-07-01 1985-05-14 Motorola, Inc. Programmable ring oscillator
DE69315010T2 (de) * 1992-08-20 1998-04-16 Koninkl Philips Electronics Nv Oszillator mit mehrphasigen Ausgängen
DE4322701C1 (de) * 1993-07-07 1994-08-18 Siemens Ag Schaltungsanordnung für einen Ringoszillator
JP2867889B2 (ja) * 1994-08-30 1999-03-10 日本電気株式会社 電圧制御発振器

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0306662A2 (fr) * 1987-09-08 1989-03-15 Tektronix, Inc. Dispositif de génération de signaux destinés à compenser des décalages temporels
EP0613246A1 (fr) * 1993-02-25 1994-08-31 AT&T Corp. Ligne à retard variable ayant une grande plage et oscillateur en anneau
US5459766A (en) * 1993-04-05 1995-10-17 U.S. Philips Corporation Digital phase-locked loop
US5635877A (en) * 1993-04-30 1997-06-03 Sgs-Thomson Microelectronics Ltd. Low voltage high frequency ring oscillator for controling phase-shifted outputs

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1598937A2 (fr) * 2004-05-17 2005-11-23 ATMEL Germany GmbH Circuit comprenant au moins une cellule à délai
EP1598937A3 (fr) * 2004-05-17 2006-05-31 ATMEL Germany GmbH Circuit comprenant au moins une cellule à délai
US7557623B2 (en) 2005-04-18 2009-07-07 Nxp B.V. Circuit arrangement, in particular phase-locked loop, as well as corresponding method

Also Published As

Publication number Publication date
EP0899879A3 (fr) 2000-08-02
EP0899879B1 (fr) 2003-10-29
DE19736857C1 (de) 1999-01-07
DE59810008D1 (de) 2003-12-04
JPH11150446A (ja) 1999-06-02
US6008700A (en) 1999-12-28

Similar Documents

Publication Publication Date Title
EP0899879B1 (fr) Oscillateur en anneau
DE69333353T2 (de) Spannungswandlerschaltung und mehrphasiger Taktgenerator
DE2109936C3 (de) Schaltung zum Erzeugen von Mehrphasentaktsignalen doppelter und einfacher Breite
DE19624270C2 (de) Komplementärtaktgenerator zum Erzeugen von Komplementärtakten
DE2225315C3 (de) M-Phasen-Taktgeber mit M ≥ 4
EP0262412A1 (fr) Générateur d'horloge adapté à la charge, réalisé en circuits CMOS
DE69635767T2 (de) Cmos treiberschaltung
DE19824767C2 (de) Verfahren zum Erzeugen von Steuersignalen für einen Leistungsverstärker und Leistungsverstärker
DE2343128B2 (de) R-S-Flip-Flop-Schaltung mit komplementären Isolierschicht-Feldeffekt-Transistoren
DE3306983C2 (fr)
DE3237778A1 (de) Dynamisches schieberegister
EP0252999B1 (fr) Circuit CMOS à commande d'horloge comportant au moins un interrupteur CMOS
DE10130123A1 (de) Verzögerungsregelkreis zur Erzeugung komplementärer Taktsignale
EP0685940A1 (fr) Convertisseur à commutation avec modulation d'impulsions en durée pour charges électriques
DE10196066B4 (de) Verzögerungsschaltung
DE60132038T2 (de) Lastausgleichung in digitalen Verzögerungsschaltungen mit Interpolation
DE602004009423T2 (de) Frequenzteiler mit veränderlicher teilungsrate
DE2608265B1 (de) Mehrphasen-mos-schaltung zur impulsdaueraenderung
DE3033867C2 (de) Impulsfrequenzvervielfacher
DE4327116B4 (de) Programmierbare Verzögerungsschaltung
DE19812069B4 (de) Leistungsverstärker und Verfahren zum Erzeugen von Steuersignalen für einen Leistungsverstärker
DE2554259B2 (de) Verfahren und vorrichtung zum steuern eines wechselrichters
DE3246291C2 (de) PLL-Schaltungsanordnung
EP0744820B1 (fr) Disposition de circuit pour alimenter une charge
EP0868027B1 (fr) Circuit de retard pour un signal d'horloge avec mesure de retard

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB IT

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

RAP3 Party data changed (applicant data changed or rights of an application transferred)

Owner name: KONINKLIJKE PHILIPS ELECTRONICS N.V.

Owner name: PHILIPS CORPORATE INTELLECTUAL PROPERTY GMBH

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

17P Request for examination filed

Effective date: 20010202

AKX Designation fees paid

Free format text: DE FR GB IT

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: KONINKLIJKE PHILIPS ELECTRONICS N.V.

Owner name: PHILIPS CORPORATE INTELLECTUAL PROPERTY GMBH

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: KONINKLIJKE PHILIPS ELECTRONICS N.V.

Owner name: PHILIPS INTELLECTUAL PROPERTY & STANDARDS GMBH

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB IT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 20031029

Ref country code: GB

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20031029

Ref country code: FR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20031029

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REF Corresponds to:

Ref document number: 59810008

Country of ref document: DE

Date of ref document: 20031204

Kind code of ref document: P

GBV Gb: ep patent (uk) treated as always having been void in accordance with gb section 77(7)/1977 [no translation filed]

Effective date: 20031029

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20040730

EN Fr: translation not filed
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20050301