EP0788995A1 - Dispositif de surveillance et d'éclairage d'un interrupteur - Google Patents

Dispositif de surveillance et d'éclairage d'un interrupteur Download PDF

Info

Publication number
EP0788995A1
EP0788995A1 EP97100786A EP97100786A EP0788995A1 EP 0788995 A1 EP0788995 A1 EP 0788995A1 EP 97100786 A EP97100786 A EP 97100786A EP 97100786 A EP97100786 A EP 97100786A EP 0788995 A1 EP0788995 A1 EP 0788995A1
Authority
EP
European Patent Office
Prior art keywords
switch
signal
line
control circuit
module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP97100786A
Other languages
German (de)
English (en)
Other versions
EP0788995B1 (fr
Inventor
James L. Murphy
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Inventio AG
Original Assignee
Inventio AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inventio AG filed Critical Inventio AG
Publication of EP0788995A1 publication Critical patent/EP0788995A1/fr
Application granted granted Critical
Publication of EP0788995B1 publication Critical patent/EP0788995B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B66HOISTING; LIFTING; HAULING
    • B66BELEVATORS; ESCALATORS OR MOVING WALKWAYS
    • B66B1/00Control systems of elevators in general
    • B66B1/34Details, e.g. call counting devices, data transmission from car to control system, devices giving information to the control system
    • B66B1/46Adaptations of switches or switchgear
    • B66B1/461Adaptations of switches or switchgear characterised by their shape or profile
    • B66B1/462Mechanical or piezoelectric input devices

Definitions

  • the strength of the LED lighting is determined by the actual current flowing through the device and indirectly by the voltage applied to the LED driver circuit. In installations where the voltage applied to the LED and the control circuit fluctuates, the lighting level also fluctuates. An elevator installation with uncontrolled power therefore leads to LED illuminance levels that fluctuate to unacceptable levels.
  • the present invention relates to an apparatus for generating elevator call signals and displaying registered calls.
  • the device includes a plurality of manually operated push button switch means, each of the switch means comprising an illuminating means for illuminating a push button of the switch means, an input means connected to the switch means for receiving a lighting signal of a first predetermined duration from a source of the lighting signal and one connected between the input means and the illuminating means and pulse stretchers responsive to the illuminating signal to produce an output signal for a second predetermined period of time that is substantially longer than the first predetermined period of time, the illuminating means responds to the output signal to illuminate the push button for approximately the second predetermined period.
  • the apparatus also includes a first plurality of row lines and a second plurality of column lines and control means connected to the input means of each of the switch means via one of the row lines and one of the column lines so as to form a matrix.
  • the control means generates an interrogation signal on one row line and, in response thereto, receives a signal triggered by the switch on the one column line when an associated one of the switch means is actuated.
  • the control means In response to the signal triggered by the switch, the control means generates the illumination signal on the one row line and the one column line to the input means connected to the one actuated switch, so that the illumination of the push button is maintained.
  • the control means generates the interrogation signal during a first cycle time, receives the signal triggered by the switch during a second cycle time and generates the illumination signal during a third cycle time.
  • the control means generates the interrogation signal on the first plurality of row lines during the first cycle time and reads the second plurality of column lines during the second cycle time to receive the signal triggered by the switch, the control means alternately generating the interrogation signal and reading the column lines.
  • the control means is responsive to the triggered switch signal to generate the interrogation signal on a selected one of the first plurality of row lines during a fourth cycle time and to read the second plurality of column lines during a fifth cycle time to receive the signal triggered by the switch.
  • the control means generates the interrogation signal and reads the control lines for each of the row lines alternately one after the other to identify the one operated switch.
  • the the signal triggered by the switch can be generated with a first quantity representing a call signal if access to a floor associated with the actuated switch is permitted, and the signal triggered by the switch is generated with a second quantity representing a floor blocking signal if the Access to the floor assigned to the operated switch is prohibited.
  • the control means contains a first shift register connected to the column lines for receiving the call signal and a second shift register connected to the column lines for receiving the call signal and the floor blocking signal.
  • the control means includes a third shift register connected to the row lines for generating the interrogation signal and the lighting signal and a fourth shift register connected to the column lines for generating the lighting signal.
  • the control means generates the lighting signal on those of the row lines and column lines which are assigned to each actuated one of the switch means.
  • the apparatus solves the problems associated with the prior art illuminated call button circuits.
  • the device includes a unique pulse stretching circuit attached to each switch that supplies the LEDs with daver current that maintains the quality of illumination achieved by non-interrogated circuits.
  • the device generates a voltage level swing on the column lines of the matrix to indicate the activation of a security access switch. No additional wires between the control circuit and the switch matrix are required for this.
  • the LED current in the device is controlled by a constant current control circuit which maintains a constant current for all applied voltages in a predetermined range.
  • the lighting levels do not fluctuate with the applied voltage.
  • the effects of LED forward voltage fluctuations are eliminated because the fixed resistance found in most LED drive circuits is replaced by an active current control.
  • the controller can be compared to a variable resistor that automatically adjusts to maintain a constant LED current and thus a constant lighting level.
  • an elevator call button switch and lighting circuit 10 is shown in accordance with the present invention.
  • the circuit 10 is of modular construction and contains a switch module 11, a pulse stretcher module 12 and a lighting module 13.
  • Each of the call buttons of an elevator car control system is assigned a single one of the circuits 10.
  • the switch module 11 includes a normally open call button switch SW1 of the type that is typically installed in an elevator car control panel for registering calls to destination floors.
  • a push button 14 of switch SW1 is depressed to bridge a pair of switch contacts 15 so that the car control is signaled. As below explained, if the call has been registered, the push button is illuminated until the call has been answered.
  • a first of the contacts 15 is connected via a first resistor 16 to a ROW terminal 17 of a terminal block 18.
  • a single-pole access control switch SW2 is connected in parallel with the resistor 16 to shunt the resistor. If the switch SW2 is not installed, a jumper wire 19 can be connected in parallel with the resistor 16 as a shunt. As explained below, if the resistor 16 is not shunted, a call will not be registered when the switch SW1 is operated.
  • Terminal 17 is also connected via a second resistor 20 to the circuit ground potential and to a first input of a first NAND gate 21.
  • the other contact 15 of the switch SW1 is connected to a COLUMN terminal 22 of the terminal block 18, to a second input of the NAND gate 21 and via a third resistor 23 to the circuit ground potential.
  • the NAND gate 21 has an output connected to a first input of a second NAND gate 24 in the pulse stretcher module 12.
  • a second input of the NAND gate 24 is connected via a fourth resistor 25 to a terminal 26 with a positive potential of a first power supply V1.
  • the output voltage of the power supply V1 is usually five volts.
  • a first diode 27 is connected in parallel to the resistor 25, an anode being connected to the second input of the NAND gate 24 and a cathode being connected to the power supply terminal 26.
  • An output of the NAND gate 24 is connected to a pair of inputs of a third NAND gate 28.
  • a capacitor 29 is connected between the second input of the NAND gate 24 and an output of the NAND gate 28.
  • the output of the NAND gate 28 is connected to a pair of inputs of a fourth NAND gate 30 in the lighting module 13.
  • the NAND gate 30 is with an output is connected via a fifth resistor 31 to a base of a first NPN transistor 32 and to a collector of a second NPN transistor 33.
  • the transistor 32 is connected to an emitter via a sixth resistor 34 with the circuit ground potential, and also an emitter of the transistor 33 is connected to the circuit ground potential.
  • a collector of the transistor 32 is connected in series via a seventh resistor 35, a first LED (light-emitting diode) 36 and a second LED 37 with a terminal 38 with a positive potential of a second power supply V2.
  • the second power supply V2 generally has an output voltage of twenty-four volts.
  • Terminal 38 is connected to an anode of LED 37, a cathode of LED 37 is connected to an anode of LED 36, and a cathode of LED 36 is connected to resistor 35.
  • the terminals 17 and 22 of the switch module 11 are, as explained below, connected to a control circuit. Interrogation signals are regularly applied to the ROW terminal 17 to check whether the call button switch SW1 is actuated, and a switch actuation signal is generated at the COLUMN terminal 22 of the control circuit when the switch is actuated. When a call is registered, lighting signals are applied to terminals 17 and 22 to illuminate the call button until the call is answered. In operation, the inputs to the NAND gate 21 are at logic "0" so that a logic "1" to the pulse stretcher module 12 is generated. Since both inputs to NAND gate 24 are logic "1", NAND gate 28 generates a logic "1" to lighting module 13.
  • NAND gate 30 generates a logic "0" which turns off transistors 32 and 33, so that no current flows through the LEDs 36 and 37 and the push button 14 is not illuminated.
  • An interrogation signal with a positive potential of five volts is regularly applied to the LINE terminal 17 in order to check whether the call button switch SW1 is closed. With open Switch SW1 the query signal does not appear at COLUMN terminal 22 or the first input to NAND gate 21.
  • NAND gate 21 will continue to generate an output signal with a positive potential of logic "1" at the first input of NAND gate 24, which is why there are no changes in the pulse stretcher module 12 or in the lighting module 13.
  • the NAND gate 30 responds by generating a switching signal with logic "1" to turn on the transistors 32 and 33 and to illuminate the LEDs 36 and 37. Since the voltage applied to the capacitor 29 cannot change immediately, the second input of the NAND gate 28 changes to the logic "0" level with zero potential and charges to the logic level in accordance with the charging time constant defined by the values of the resistor 25 and the capacitor "1" on. During the load time, the interrogation signal is terminated and the first input to NAND gate 24 returns to logic "1". When the second input to NAND gate 24 reaches logic "1" after the load delay, the outputs of NAND gates 24, 28 and 30 switch logic levels so that transistors 32 and 33 are turned off.
  • the resistor 16 has not been shunted by either the switch SW2 or the jumper wire 19, as explained below, by appropriately selecting the value for the resistor 16, for example 4.32 k ⁇ , the size of the on the ROW terminal 17 applied five volt interrogation signal at COLUMN terminal 18 is reduced so that, for example, a floor lock signal of 0.8 volts is generated as the signal triggered by the switch, indicating that access to the corresponding floor is limited and none Reputation should be registered for this floor.
  • an interrogation and lighting circuit 50 for generating the interrogation signals at the LINE terminal 17 of each of the elevator call button switch and lighting circuits 10 in an elevator car operator control.
  • Circuit 50 queries a matrix of eight rows and seven columns in which up to fifty-six of switch circuits 10 may each be connected to one of the rows and one of the columns. To increase the number of circuits 10 that can be queried, the circuit 50 can be connected in series with similar circuits.
  • a data input line 51 (DATA IN) from an elevator car operator control, not shown, is connected to a serial data input of a first shift register 52 with parallel input and serial output, such as a 74HC165 shift register. As explained below, the controller generates a serial data stream of a plurality of cycles on line 51.
  • a serial data output of the shift register 52 is connected to a serial data input of a second shift register 53 with a parallel input and a serial output.
  • a serial data output of shift register 53 is connected to a serial data input of a first shift register 54 with a serial input and parallel output, such as a 74HC595 shift register.
  • a serial data output the shift register 54 is connected to a serial data input of a second shift register 55 with a serial input and a parallel output.
  • a serial data output of shift register 55 is connected to a data output line 56, which can be connected to a data input line of another circuit 50 or the elevator car operator control.
  • a data clock line 57 (DATA CLK) from the elevator controller is connected to a clock input of each of the shift registers 52, 53, 54 and 55 to control the serial data flow through the circuit 50.
  • a column data load line 58 (COL DATA LOAD) from the elevator car operator control is connected to a parallel data load input of each of the shift registers 52 and 53 to control the latching of data on parallel inputs of these registers in the data stream.
  • a row and column output latch line 59 (R&C OUT LATCH) from the elevator basket operator control is connected to a parallel data latch input of each of the shift registers 54 and 55 to control the latching of data in the data stream into the parallel outputs of these registers.
  • An LED output enable line 60 (LED OUT ENABLE) is led from the controller to an output enable input of the shift register 54 in order to specifically release the output of the buffered signals from this register.
  • the shift register 55 has eight parallel output channels, each of which is connected to an assigned input of a resistor array 62 by an assigned one of eight line signal lines 61. Each input of the array 62 is connected to one end of a separate resistor, the opposite end of which is connected to a separate output of the array.
  • the outputs of the array 62 are through eight line signal lines 63 to associated inputs of a peak voltage absorption circuit 64 such as one from Harris Semiconductor available circuit SP720AP connected.
  • a diode 65 is connected in series with the lower one of the lines 63, an anode being connected to an input of the peak voltage absorption circuit 64 which is at a negative potential and a cathode being connected to the array output.
  • Another diode 66 is connected with an anode to the cathode of the diode 65 and with a cathode to the first power supply V1, which is also connected to an input of the circuit 64 which is at a positive potential.
  • a capacitor 67 is connected between the anode of diode 65 and the cathode of diode 66.
  • the anode of diode 65 is also connected to the circuit ground potential. Resistor array 62, circuit 64, diode 65, diode 66, and capacitor 67 protect the electronics in circuit 50 from static discharge.
  • a pair of row signal lines 63 are connected to associated one of a pair of ROW terminals 68 and 69 of a terminal block 70.
  • Each of the terminals 68 and 69 can be connected to the LINE terminal 17 of an associated elevator call button switch and lighting circuit 10 shown in FIG. 1.
  • the peak voltage absorption circuit 64 has seven further inputs, each of which is connected to associated inputs of a resistance array 72 by an assigned one of the seven column signal lines 71.
  • the resistor array 72 contains seven resistors, each of which is connected at one end to one of the lines 71 and at an opposite end via a ground line 73 to the circuit ground potential.
  • the column signal lines 71 are also connected to assigned inputs of a resistance array 74, in which outputs are connected to seven assigned parallel outputs of shift register 54 via seven column signal lines 75.
  • the resistor array 74 also interacts with the circuit 64 in that the electronics in the circuit 50 are protected against static discharge.
  • the column signal lines 71 are connected to associated one of the seven COLUMN terminals 76 of the terminal block 70.
  • signals applied to the parallel outputs of shift register 54 are generated by column lines 75, resistor array 74 and column lines 71 to COLUMN terminals 22 from associated circuits 10 connected to COLUMN terminals 76.
  • the terminal block 70 is representative of four such strips, which are required to connect all of the eight line signal lines 63.
  • Each of the column signal lines 75 is also connected to an input of an associated inverter 77 and to a non-inverting input of an associated comparator 78.
  • Inverter 77 is representative of seven such inverters, which can be Schmitt trigger inverters 74HC14, and comparator 78 is representative of seven such comparators, which can be comparator LM324.
  • An output of each inverter 77 is connected to one of seven parallel inputs of the shift register 53.
  • Inverter 77 generates an output signal only in response to the five volt ring signal.
  • An output of each comparator 78 is connected to one of seven parallel inputs of shift register 52.
  • An amplifier 79 has a non-inverting input which is connected to the first power supply V1 via a resistor 80 and to the circuit ground potential via a resistor 81.
  • An inverting input of amplifier 79 is connected to an output which is connected to an inverting input of each of comparators 78.
  • the amplifier 79 generates a reference voltage level of approximately 0.7 volts which causes the comparators to signal in response to both the five volt ring signal and the 0.8 volt floor lock signal.
  • the shift register 52 thus receives signals triggered by the switch (call signals and storey lock signals) which are actuated by the call button switch SW1, and the shift register 53 only receives call signals from actuated call button switches.
  • a line 82 connects an eighth parallel input of shift register 53 and an eighth parallel output of shift register 54 to an input of an inverter 83, in which an output is connected to an eighth parallel input of shift register 52.
  • the output of the inverter 83 is also connected to an anode of an LED 84, in which a cathode is applied to the circuit ground potential via a resistor 85.
  • the elevator controller In operation, the elevator controller generates the data stream on DATA-IN line 51 and a clock signal on DATA-CLOCK line 57 to shift a polling cycle of polling signal data into shift register 55.
  • the interrogation signal data in shift register 55 is buffered at the parallel outputs by a signal generated by the controller on the R&C OUT LATCH line 59, whereas a signal on LED OUT ENABLE line 60 prevents the shift register from transmitting signals to the Output column lines 75.
  • This interrogation signal data represents the line interrogation signals which are applied to all of the LINE terminals 17 of the circuits 10 via the line signal lines 61, the resistor array 62, the line signal lines 63 and the LINE terminals 68 and 69 of each of the four terminal strips 70.
  • Each circuit 10 with an actuated call button switch SW1 will generate a call signal or a floor block signal at its COLUMN terminal 22, which signal is input to the circuit 50 at the associated one of the COLUMN terminals 76.
  • a call signal is considered logical "0" over the column lines 71, the resistor array 74, the column lines 75 and the inverters 77 are applied to an assigned parallel input of the shift register 53.
  • the absence of any call signals is created as logic "1”.
  • a call signal or a floor block signal is applied as a logic "1" via the column lines 71, the resistor array 74, the column lines 75 and the comparators 77 to an assigned parallel input of the shift register 52.
  • the absence of any signals triggered by a switch is set to logic "0".
  • the controller clocks a read cycle of the data stream while shifting the polling cycle and generates a signal on the COL-DATA-LOAD line 58 to insert the column data from the shift registers 52 and 53 into the read cycle of the data
  • FIG. 3 shows a flow diagram of the program generating the data cycles for the circuit 50.
  • Control begins the cycles on a circuit 90 START and the program jumps to an instruction set 91 GENERATE INQUIRY SIGNALS which initiates the polling cycle to generate the query signals from shift register 55 on all eight lines.
  • the program jumps into an instruction set 92 READ COLUMNS, which initiates the read cycle for the input of the signals at the inputs of the shift registers 52 and 53.
  • the program jumps to a decision point 93 ANY SW1? where the controller checks whether any of the switches SW1 has been operated. If none of the switches SW1 is actuated, the program branches back to instruction set 91 if NO.
  • control initiates an interrogation cycle for the first row, after which the program jumps to an instruction set 95 READ COLUMNS which performs a read cycle to read the Introduces column data for the selected row.
  • the program then jumps to a decision point 96 LAST LINE? and branches back to instruction set 94 if NO to initiate a scan cycle for the second line.
  • the program saves time by executing the first loop until an operated switch is detected, and by executing the second loop only when the operated switch needs to be identified via its row and column connections. If the eighth line has been queried, the program branches at point 96 to YES to instruction set 91 to start the first loop again.
  • the controller After a call is registered, the controller generates a lighting cycle to illuminate LEDs 36 and 37 of associated circuit 10.
  • the lighting cycle can be included in the first loop, but it can also be a program interruption of the first loop.
  • the interrupt cycle generates column and row lighting signals corresponding to the registered call, the signals being loaded into shift registers 54 and 55, respectively.
  • the controller generates signals on the LED-OUT-ENABLE line 60 and on the R&C-OUT-LATCH line 59 in order to apply a lighting signal of logic "1" to each of the inputs of the NAND gate 21 in the associated circuit 10.
  • the pulse stretcher module 12 extends the period during which the LEDs 36 and 37 are on to a multiple of the duration of the polling, reading and lighting cycle, e.g. about a second to keep the push button lighting at an acceptable level.

Landscapes

  • Engineering & Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Mechanical Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Indicating And Signalling Devices For Elevators (AREA)
  • Elevator Control (AREA)
  • Push-Button Switches (AREA)
  • Keying Circuit Devices (AREA)
  • Electronic Switches (AREA)
EP97100786A 1996-02-06 1997-01-20 Dispositif de surveillance et d'éclairage d'un interrupteur Expired - Lifetime EP0788995B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/597,693 US5726399A (en) 1996-02-06 1996-02-06 Apparatus for scanning elevator call buttons
US597693 1996-02-06

Publications (2)

Publication Number Publication Date
EP0788995A1 true EP0788995A1 (fr) 1997-08-13
EP0788995B1 EP0788995B1 (fr) 2001-06-27

Family

ID=24392573

Family Applications (1)

Application Number Title Priority Date Filing Date
EP97100786A Expired - Lifetime EP0788995B1 (fr) 1996-02-06 1997-01-20 Dispositif de surveillance et d'éclairage d'un interrupteur

Country Status (7)

Country Link
US (1) US5726399A (fr)
EP (1) EP0788995B1 (fr)
JP (1) JPH09227039A (fr)
CN (1) CN1164505A (fr)
AT (1) ATE202538T1 (fr)
CA (1) CA2196731C (fr)
DE (1) DE59703878D1 (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101992977B (zh) * 2009-08-17 2013-10-30 杭州优迈科技有限公司 电梯轿厢的操纵箱及其控制方法
CN101992978B (zh) * 2009-08-17 2013-08-14 杭州优迈科技有限公司 超薄型电梯操纵箱及其控制方法
US9916781B2 (en) 2012-03-02 2018-03-13 Michael Shipman Illuminated vehicular sign
EP3428102B1 (fr) 2017-07-11 2019-11-20 Otis Elevator Company Systèmes et procédés d'inspection automatique de composant d'ascenseur
CN115385211A (zh) * 2022-07-21 2022-11-25 展鹏科技股份有限公司 一种电梯光幕信号接收装置及电梯光幕系统

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0100866A1 (fr) * 1982-08-18 1984-02-22 Inventio Ag Circuit de transmission de données à matrice pour installations d'ascenseur
EP0408765A1 (fr) * 1989-02-03 1991-01-23 Fanuc Ltd. Unite de commande matricielle

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4022296A (en) * 1975-05-16 1977-05-10 Westinghouse Electric Corporation Signal input devices and systems
US4190836A (en) * 1976-11-15 1980-02-26 Hitachi, Ltd. Dynamic drive circuit for light-emitting diodes
US4134107A (en) * 1977-03-11 1979-01-09 Miller George E Replacement elevator call button assembly
US4230206A (en) * 1978-10-17 1980-10-28 Otis Elevator Company Transistorized elevator control button
JPS56108670A (en) * 1980-01-29 1981-08-28 Mitsubishi Electric Corp Converter for calling signal of elevator
US4805739A (en) * 1988-01-14 1989-02-21 U.S. Elevator Corporation Elevator control switch and position indicator assembly
US5454448A (en) * 1992-10-21 1995-10-03 Otis Elevator Company Elevator call buttons having plural illuminated indications of availability and use
US5398783A (en) * 1993-02-02 1995-03-21 Otis Elevator Company Elevator hall call device with integral indicator display element

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0100866A1 (fr) * 1982-08-18 1984-02-22 Inventio Ag Circuit de transmission de données à matrice pour installations d'ascenseur
EP0408765A1 (fr) * 1989-02-03 1991-01-23 Fanuc Ltd. Unite de commande matricielle

Also Published As

Publication number Publication date
DE59703878D1 (de) 2001-08-02
US5726399A (en) 1998-03-10
CA2196731A1 (fr) 1997-08-07
JPH09227039A (ja) 1997-09-02
CN1164505A (zh) 1997-11-12
ATE202538T1 (de) 2001-07-15
EP0788995B1 (fr) 2001-06-27
CA2196731C (fr) 2005-08-16

Similar Documents

Publication Publication Date Title
DE102006055894B4 (de) Sensorvorrichtung
DE2654970B2 (de) Tastatur-Codier-Schaltung
DE102005041792A1 (de) Beleuchtungssteuerschaltung für Fahrzeugbeleuchtungsausrüstung
DE3232009A1 (de) Implantierbare wandleranordnung
DE102008016153A1 (de) Lichtemissionsvorrichtung
DE3901636A1 (de) Dateneingabeanordnung mit mikrorechner
EP3973746B1 (fr) Procédé et dispositifs pour réguler la tension de sortie d'un régulateur de tension
DE3429060A1 (de) Ueberwachungseinrichtung mit mehreren in reihe geschalteten schaltern
DE3830730A1 (de) Serien-parallel-umsetzer
EP0788995B1 (fr) Dispositif de surveillance et d'éclairage d'un interrupteur
DE3231999C2 (de) Batteriespannungs-Ermittlungseinrichtung
DE2914840B2 (de) Pegelanzeigevorrichtung
DE2602806A1 (de) Automatische schaltungsanordnung zur ueberwachung von in betrieb befindlichen thyristoren
DE60020489T2 (de) Bidirektionnelles Abtastverfahren einer Schaltmatrix und Vorrichtung dafür
DE3916158A1 (de) Bidirektionale analogschalter verwendende eingangangswahlschalter
DE19906932A1 (de) Binäreingabegerät
DE19710480C2 (de) Unterbrechungsanzeigevorrichtung für eine Vielzahl von Halbleiterschaltelementen, welche eine Überstrom/Übertemperatur-Schutzfunktion aufweisen und die eine Identifizierung des unterbrochenen Halbleiterschaltelementes ermöglicht
DE2713280C3 (de) Funktionsüberprüfbare Feuermelderanlage
EP0769702B1 (fr) Dispositif de contrÔle avec afficheur
EP0471935B1 (fr) Circuit de surveillance d'une matrice de points bistables
DE2207707A1 (de) Schaltungszelle fur Steuerschaltungen
EP0212045A2 (fr) Adaptation d'un dispositif d'affichage ou d'évaluation à un capteur
DE4114939C2 (de) Photoelektrischer Schalter
DE1252753B (de) Elektronische Auswahlschaltung
DE19518752A1 (de) Diebstahlsicherungsanlage

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT CH DE FR GB LI

17P Request for examination filed

Effective date: 19980117

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

17Q First examination report despatched

Effective date: 20000901

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT CH DE FR GB LI

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20010627

Ref country code: FR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20010627

REF Corresponds to:

Ref document number: 202538

Country of ref document: AT

Date of ref document: 20010715

Kind code of ref document: T

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REF Corresponds to:

Ref document number: 59703878

Country of ref document: DE

Date of ref document: 20010802

EN Fr: translation not filed
GBV Gb: ep patent (uk) treated as always having been void in accordance with gb section 77(7)/1977 [no translation filed]

Effective date: 20010627

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20020120

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20020131

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20020131

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

REG Reference to a national code

Ref country code: HK

Ref legal event code: WD

Ref document number: 1002453

Country of ref document: HK

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20100121

Year of fee payment: 14

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 59703878

Country of ref document: DE

Effective date: 20110802

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110802